INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

No computer system can provide absolute security under all conditions. Intel® Trusted Execution Technology (Intel® TXT) requires a computer with Intel® Virtualization Technology, an Intel TXT-enabled processor, chipset, BIOS, Authenticated Code Modules and an Intel TXT-compatible measured launched environment (MLE). Intel TXT also requires the system to contain a TPM v1.s. For more information, visit http://www.intel.com/technology/security

Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. See http://www.intel.com/products/processor_number for details.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com/design/literature.htm.

Intel, Itanium, Intel Interconnect BIST (Intel IBIST), Intel Scalable Memory Interconnect (Intel SMI), and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2014, Intel Corporation. All rights reserved.
Contents

Revision History .................................................................................................................. 4
Preface ............................................................................................................................... 5
Identification Information ............................................................................................... 7
Summary Table of Changes ............................................................................................ 8
Intel® Itanium® Processor 9300 Series Errata .............................................................. 13
Intel® Itanium® Processor 9500 Series Errata .............................................................. 30
## Revision History

<table>
<thead>
<tr>
<th>Revision Number</th>
<th>Description</th>
<th>Date</th>
</tr>
</thead>
<tbody>
<tr>
<td>323169-001</td>
<td>Initial release of the document.</td>
<td>February 2010</td>
</tr>
<tr>
<td>323169-002</td>
<td>Added new errata 40 to 47. PAL 4.29 released fixing errata 38, and 40 to 45. QDF numbers replaced with S-SPEC numbers. Added two datasheet documentation changes.</td>
<td>April 2010</td>
</tr>
<tr>
<td>323169-003</td>
<td>Added new errata 48 to 50.</td>
<td>July 2010</td>
</tr>
<tr>
<td>323169-004</td>
<td>Added new errata 51 and 52.</td>
<td>September 2010</td>
</tr>
<tr>
<td>323169-005</td>
<td>Added PAL 4.30 and associated errata fixes. Added new erratum 53.</td>
<td>December 2010</td>
</tr>
<tr>
<td>323169-006</td>
<td>Updated Intel® Itanium® Processor 9300 Series Stepping Summary Table.</td>
<td>December 2010</td>
</tr>
<tr>
<td>323169-007</td>
<td>Added Intel® Itanium® Processor 9300 Series Errata 54,56,57,58,59,113,114. Added Intel® Itanium® Processor 9300 Series PAL Version 4.39. Removed Intel® Itanium® Processor 9300 Series Errata 18, 19, 30, 31 as this is not a supported SKU.</td>
<td>September 2012</td>
</tr>
<tr>
<td>323169-010</td>
<td>Added Intel® Itanium® Processor 9300 Series Errata 117. Added Intel® Itanium® Processor 9500 Series to this document including: Errata up to 115 and PAL 4.13.</td>
<td>November 2012</td>
</tr>
<tr>
<td>323169-011</td>
<td>Added Intel® Itanium® Processor 9300 Series Errata 118.</td>
<td>April 2014</td>
</tr>
</tbody>
</table>
Preface

This document is an update to the specifications listed in the following tables. This document is a compilation of device and documentation errata, specification clarifications, and specification changes. It is intended for hardware system manufacturers and software developers of applications, operating systems, or tools.

This document may contain information that was not previously published.

Table 1. Intel® Itanium® Processor 9300 Series Affected/Related Documents

<table>
<thead>
<tr>
<th>Title</th>
<th>Document #</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel® Itanium® Processor 9300 Series and 9500 Series Datasheet</td>
<td>322821-002</td>
</tr>
<tr>
<td>Intel® Itanium® Architecture Software Developer’s Manual, Volumes 1 through 4</td>
<td>245317, 245318, 323207, 323208</td>
</tr>
</tbody>
</table>

Table 2. Intel® Itanium® Processor 9500 Series Affected/Related Documents

<table>
<thead>
<tr>
<th>Title</th>
<th>Document #</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel® Itanium® Processor 9300 Series and 9500 Series Datasheet</td>
<td>322821-002</td>
</tr>
<tr>
<td>Intel® Itanium® Architecture Software Developer’s Manual, Volumes 1 through 4</td>
<td>245317, 245318, 323207, 323208</td>
</tr>
<tr>
<td>Intel® Itanium® Architecture Software Developer’s Manual Specification Update</td>
<td>248699-014</td>
</tr>
<tr>
<td>Intel® Itanium® Processor 9500 Series Processor – FPSWA (Floating Point Software Assistance) Code ¹</td>
<td></td>
</tr>
</tbody>
</table>

1. The Intel® Itanium® Processor 9500 Series requires FPSWA 1.23 for proper operation.
Errata are design defects or errors. These may cause the processor’s behavior to deviate from published specifications. Hardware and software designed to be used with any given stepping must assume that all errata documented for that stepping are present on all devices.

Documentation Changes and Clarifications are modifications to the current published specifications. These changes will be incorporated in the next release of the specification. They can describe a specification in greater detail or further highlight a specification’s impact to a complex design situation. These clarifications will be incorporated in the next release of the specification.

Errata remain in the Specification Update throughout the product’s lifecycle, or until a particular stepping is no longer commercially available. Under these circumstances, errata removed from the errata report are archived and available upon request. Specification changes, specification clarifications and documentation changes are removed from the specification update when the appropriate changes are made to the appropriate product specification or user documentation (datasheets, manuals, and so forth).
## Identification Information

### Table 3. Intel® Itanium® Processor 9300 Series Stepping Summary

<table>
<thead>
<tr>
<th>S-Spec Number</th>
<th>Processor Number</th>
<th>Processor Stepping Revision</th>
<th>CPUID</th>
<th>Cores</th>
<th>TDP</th>
<th>Core Freq</th>
<th>L3 (MB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LBMX</td>
<td>9350</td>
<td>E0</td>
<td>0020020404</td>
<td>4</td>
<td>185</td>
<td>1.73 GHz with turbo up to 1.86 GHz</td>
<td>24</td>
</tr>
<tr>
<td>LBMW</td>
<td>9340</td>
<td>E0</td>
<td>0020020404</td>
<td>4</td>
<td>185</td>
<td>1.60 GHz with turbo up to 1.73 GHz</td>
<td>20</td>
</tr>
<tr>
<td>LBMU</td>
<td>9330</td>
<td>E0</td>
<td>0020020404</td>
<td>4</td>
<td>155</td>
<td>1.46 GHz with turbo up to 1.60 GHz</td>
<td>20</td>
</tr>
<tr>
<td>LBN2</td>
<td>9320</td>
<td>E0</td>
<td>0020020404</td>
<td>4</td>
<td>155</td>
<td>1.33 GHz with turbo up to 1.46 GHz</td>
<td>16</td>
</tr>
<tr>
<td>LBMV</td>
<td>9310</td>
<td>E0</td>
<td>0020020404</td>
<td>2</td>
<td>130</td>
<td>1.60 GHz</td>
<td>10</td>
</tr>
<tr>
<td>LC3A</td>
<td>9350</td>
<td>E0</td>
<td>0020020404</td>
<td>4</td>
<td>185</td>
<td>1.73 GHz with turbo up to 1.86 GHz</td>
<td>24</td>
</tr>
<tr>
<td>LC39</td>
<td>9340</td>
<td>E0</td>
<td>0020020404</td>
<td>4</td>
<td>185</td>
<td>1.60 GHz with turbo up to 1.73 GHz</td>
<td>20</td>
</tr>
<tr>
<td>LC3B</td>
<td>9330</td>
<td>E0</td>
<td>0020020404</td>
<td>4</td>
<td>155</td>
<td>1.46 GHz with turbo up to 1.60 GHz</td>
<td>20</td>
</tr>
<tr>
<td>LC37</td>
<td>9310</td>
<td>E0</td>
<td>0020020404</td>
<td>2</td>
<td>130</td>
<td>1.60 GHz</td>
<td>10</td>
</tr>
</tbody>
</table>

### Table 4. Intel® Itanium® Processor 9500 Series Stepping Summary

<table>
<thead>
<tr>
<th>S-Spec Number</th>
<th>Processor Number</th>
<th>Processor Stepping Revision</th>
<th>CPUID</th>
<th>Cores</th>
<th>TDP</th>
<th>Core Freq</th>
<th>UnCore Freq</th>
<th>LLC (MB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SR0T1</td>
<td>9560</td>
<td>D0</td>
<td>0021000404</td>
<td>8</td>
<td>170</td>
<td>2.53 GHz</td>
<td>2.67 GHz</td>
<td>32</td>
</tr>
<tr>
<td>SR0SY</td>
<td>9550</td>
<td>D0</td>
<td>0021000404</td>
<td>4</td>
<td>170</td>
<td>2.40 GHz</td>
<td>2.67 GHz</td>
<td>32</td>
</tr>
<tr>
<td>SR0T0</td>
<td>9540</td>
<td>D0</td>
<td>0021000404</td>
<td>8</td>
<td>170</td>
<td>2.13 GHz</td>
<td>2.40 GHz</td>
<td>24</td>
</tr>
<tr>
<td>SR0SZ</td>
<td>9520</td>
<td>D0</td>
<td>0021000404</td>
<td>4</td>
<td>130</td>
<td>1.73 GHz</td>
<td>2.40 GHz</td>
<td>20</td>
</tr>
</tbody>
</table>
Summary Table of Changes

The following tables indicate the errata, specification changes, and specification clarifications which apply to the processor. Intel may fix some of the errata in a future stepping of the component, and account for the other outstanding issues through documentation or specification changes as noted. These tables use the following notations:

Codes Used in Summary Tables

Stepping

X: Errata exists in the stepping indicated. Specification Change or Clarification that applies to this stepping.

(Blank box): This errata is fixed in listed stepping or specification change does not apply to listed stepping.

Status

Doc: Document change or update will be implemented.

Planned Fix: This errata may be fixed in a future stepping of the product.

Fixed: This errata has been previously fixed.

No Fix: There are no plans to fix this errata.

Change Bar

A change bar in the margin indicates an addition or modification from the previous version of the document.
<table>
<thead>
<tr>
<th>Processor Stepping</th>
<th>PAL Version</th>
<th>Status</th>
<th>Errata Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>E0</td>
<td>4.15</td>
<td>No Fix</td>
<td>Configuration Agent Responds With Poison Error To Nonaligned Writes with Poison Set</td>
</tr>
<tr>
<td>X</td>
<td>4.25</td>
<td>No Fix</td>
<td>Hold of Incoming PTC.G Pending During PAL-based IA-32 Execution Can Cause Deadlock</td>
</tr>
<tr>
<td>X</td>
<td>4.28</td>
<td>No Fix</td>
<td>Error During Intel® QPI Link Initialization Can Cause Hang</td>
</tr>
<tr>
<td>X</td>
<td>4.29</td>
<td>No Fix</td>
<td>Bbox Violates Message Class Dependency</td>
</tr>
<tr>
<td>X</td>
<td>4.30</td>
<td>No Fix</td>
<td>CDEF Memory Region Coherency</td>
</tr>
<tr>
<td>X</td>
<td>4.37</td>
<td>No Fix</td>
<td>Px[n]_CSIWCI Register for Half Link Widths is not Correct After Overwriting</td>
</tr>
<tr>
<td>X</td>
<td>4.39</td>
<td>No Fix</td>
<td>Two Writes Required to Clear CSIT littleCR.[Error Overflow]</td>
</tr>
<tr>
<td>X</td>
<td></td>
<td>No Fix</td>
<td>CRC Errors With 16-bit CRC</td>
</tr>
<tr>
<td>X</td>
<td></td>
<td>No Fix</td>
<td>Reset While In Calibration State Can Cause Hang On Intel® Scalable Memory Interconnect (Intel® SMI)</td>
</tr>
<tr>
<td>X</td>
<td></td>
<td>No Fix</td>
<td>Intel® SMI PZ[n]_PBOXFS2.CALIB_DONE Can Only Be Cleared In Reset</td>
</tr>
<tr>
<td>X</td>
<td></td>
<td>No Fix</td>
<td>Scalable Memory Buffer Must Not Be Reset Directly by FPGA or Other System Logic On Warm Reset</td>
</tr>
<tr>
<td>X</td>
<td></td>
<td>No Fix</td>
<td>R_CSR_OPER0.PHYTRAINLIMIT Is Not Asserted When All Clocks Fail</td>
</tr>
<tr>
<td>X</td>
<td></td>
<td>No Fix</td>
<td>Frame Alert Logged After Warm-Logic Reset</td>
</tr>
<tr>
<td>X</td>
<td></td>
<td>No Fix</td>
<td>Bad Parity In Route Table Can Cause Unexpected Error</td>
</tr>
<tr>
<td>X</td>
<td></td>
<td>No Fix</td>
<td>Lower 2 Bits Of IHA Have Read/Write Behavior</td>
</tr>
<tr>
<td>X</td>
<td></td>
<td>No Fix</td>
<td>Read or Write of TAD CSRs While System Is Not Quiesced Can Cause Data Corruption</td>
</tr>
<tr>
<td>X</td>
<td></td>
<td>No Fix</td>
<td>After An Intel® QPI Link Soft Reset CRC Errors May Be Observed</td>
</tr>
<tr>
<td>X</td>
<td></td>
<td>No Fix</td>
<td>Physical Damage To Intel® SMI Lane Can Cause Training To Fail</td>
</tr>
<tr>
<td>X</td>
<td></td>
<td>No Fix</td>
<td>Northbound Intel® SMI CRC Persistent Error Can Cause South Bound CRCs Resulting In Fast Reset Loop</td>
</tr>
<tr>
<td>X</td>
<td></td>
<td>No Fix</td>
<td>CRC Errors Occur on Intel® QPI After Physical Layer Reset When Scrambling And Periodic Retraining Are Enabled</td>
</tr>
<tr>
<td>X</td>
<td></td>
<td>No Fix</td>
<td>Transmitter Parameter Values</td>
</tr>
<tr>
<td>X</td>
<td></td>
<td>No Fix</td>
<td>L2i Fills In 1 Way Of Set When All Other Ways Are Valid And A Way Is Disabled In Set</td>
</tr>
<tr>
<td>X</td>
<td></td>
<td>No Fix</td>
<td>If A Global Fatal MCA Occurs While A chk.a, chk.s Or fchkf Is Executing A Logical Processors May Not Enter Machine Check Abort and Min-State Save Area May Be Invalid</td>
</tr>
<tr>
<td>X</td>
<td></td>
<td>No Fix</td>
<td>DC Common Mode Clock At Rx Input For Intel® SMI and Intel® QPI</td>
</tr>
</tbody>
</table>
### Table 5. Intel® Itanium® Processor 9300 Series Errata Summary (Sheet 2 of 3)

<table>
<thead>
<tr>
<th>Processor Stepping</th>
<th>PAL Version</th>
<th>Status</th>
<th>Errata Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>E0</td>
<td>4.15 4.25 4.28 4.29 4.30 4.37 4.39</td>
<td></td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>X</td>
<td>No Fix</td>
<td>North Bound Link Errors Followed Immediately By Erasure+1 Errors Can Cause Correctable Error To Be Uncorrectable</td>
</tr>
<tr>
<td>28</td>
<td>X</td>
<td>No Fix</td>
<td>Corrupted ALERT Frame Not Detected By Zbox</td>
</tr>
<tr>
<td>29</td>
<td>X</td>
<td>No Fix</td>
<td>Z_CSR_ECC_LLE_SUCCESS_[7-0] Does Not Freeze On Error</td>
</tr>
<tr>
<td>32</td>
<td>X</td>
<td>Fixed</td>
<td>PAL_SHUTDOWN Has Incorrect Index</td>
</tr>
<tr>
<td>33</td>
<td>X</td>
<td>Fixed</td>
<td>PAL_ECC_ERROR_MASK Does Not Check Mask For Determining No Error</td>
</tr>
<tr>
<td>34</td>
<td>X</td>
<td>No Fix</td>
<td>Rbox Blocking And Intel® QPI Min Credit Occurring At The Same Time With Some Traffic Patterns Can Cause Hang</td>
</tr>
<tr>
<td>35</td>
<td>X</td>
<td>No Fix</td>
<td>Persistent CRC Error During Aggressive Pin Throttling Can Cause Hang</td>
</tr>
<tr>
<td>36</td>
<td>X X</td>
<td>Fixed</td>
<td>In A Virtualized Environment Guest OS IIB0/IIB1 Reads/Writes May Not Behave As Expected If Virtualization Acceleration is Enabled</td>
</tr>
<tr>
<td>37</td>
<td>X X</td>
<td>Fixed</td>
<td>A register file error may be signaled on wrong thread</td>
</tr>
<tr>
<td>38</td>
<td>X X X</td>
<td>Fixed</td>
<td>Neither thread on a core entering SAL_CHECK during a SYSINIT MCA</td>
</tr>
<tr>
<td>39</td>
<td>X X</td>
<td>Fixed</td>
<td>A fault during RSE (Register Stack Engine) load in PAL_CHECK may cause system hang</td>
</tr>
<tr>
<td>40</td>
<td>X X X</td>
<td>Fixed</td>
<td>Register file error is reported incorrectly by PAL_MC_ERROR_INFO with every ERROR1 assertion</td>
</tr>
<tr>
<td>41</td>
<td>X X X</td>
<td>Fixed</td>
<td>PAL_REGISTER_INFO incorrectly reports CR.iib0 and CR.iib1 as unimplemented</td>
</tr>
<tr>
<td>42</td>
<td>X X X</td>
<td>Fixed</td>
<td>Nested MCA may occur during recoverable MCA testing</td>
</tr>
<tr>
<td>43</td>
<td>X X X</td>
<td>Fixed</td>
<td>Infinite Viral MCAs may occur when testing viral MCAs</td>
</tr>
<tr>
<td>44</td>
<td>X X X</td>
<td>Fixed</td>
<td>INIT flow will hang if invoked prior to MINSTATE initialization</td>
</tr>
<tr>
<td>45</td>
<td>X X X</td>
<td>Fixed</td>
<td>An unexpected MCA may occur if multiple thermal error injections are applied to a socket</td>
</tr>
<tr>
<td>46</td>
<td>X</td>
<td>No Fix</td>
<td>A pended QR CMCI may not be cleared during the OS boot sequence</td>
</tr>
<tr>
<td>47</td>
<td>X</td>
<td>No Fix</td>
<td>Firmware Setting Z_CSR_FBD_FAIL_CHIP_STATE_3-0, chipFailEnable[3-0] During Erasure Can Cause Uncorrectable ECC Error</td>
</tr>
<tr>
<td>48</td>
<td>X</td>
<td>No Fix</td>
<td>CPE Outbound Request Buffer Timeout (CPB_ORB_TIMEOUT_CFG) counters are not deterministically assigned to the correct transaction types</td>
</tr>
<tr>
<td>49</td>
<td>X</td>
<td>No Fix</td>
<td>Incorrect PIROM value for THERMALERT_N Hot Deassertion Hysteresis</td>
</tr>
<tr>
<td>50</td>
<td>X</td>
<td>No Fix</td>
<td>PAL_VP_CREATE does not perform reserved bit checking on the virtualization acceleration control (VAC) and virtualization disable control (VDC) fields in the virtual processor descriptor (VPD)</td>
</tr>
</tbody>
</table>
Table 5. **Intel® Itanium® Processor 9300 Series Errata Summary (Sheet 3 of 3)**

<table>
<thead>
<tr>
<th>Processor Stepping</th>
<th>PAL Version</th>
<th>Status</th>
<th>Errata Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>E0</td>
<td>4.15 4.25 4.28 4.29 4.30 4.37 4.39</td>
<td></td>
<td></td>
</tr>
<tr>
<td>51 X¹</td>
<td>Fixed ¹</td>
<td>False ERROR1_N signal may be asserted during power cycle</td>
<td></td>
</tr>
<tr>
<td>52</td>
<td>X X X X</td>
<td>Fixed</td>
<td>PAL_MC_ERROR_INFO incorrectly returns target address valid when originating from ptc.g with RspStatus=Fail</td>
</tr>
<tr>
<td>53 X</td>
<td>No Fix</td>
<td>Intel® QPI State Machine Does Not Increment On Every Initialization Failure Instance</td>
<td></td>
</tr>
<tr>
<td>54 X</td>
<td>No Fix</td>
<td>R_CSR_CSILS, LNKINTFC And R_CSR_CSILS, LSTLLRC Do Not Increment Properly</td>
<td></td>
</tr>
<tr>
<td>56 X X X X X X</td>
<td>Fixed</td>
<td>Burst Of L3 Cache and L2 Cache Correctable Errors Observed On Some Processors</td>
<td></td>
</tr>
<tr>
<td>57 X X X X X X X</td>
<td>No Fix</td>
<td>A Response Status Fail to a Write Transaction May Generate 2 Local MCAs</td>
<td></td>
</tr>
<tr>
<td>58 X X X X X X X</td>
<td>No Fix</td>
<td>Uncorrected MCA With PSP That Does Not Indicate An Error Type When PAL is Catastrophic</td>
<td></td>
</tr>
<tr>
<td>59 X X X X X X</td>
<td>Fixed</td>
<td>An Invalid Log Format May Be Generated By Hardware When Multiple MLD Errors Occur In A Small Window</td>
<td></td>
</tr>
<tr>
<td>113 X X X X X X</td>
<td>Fixed</td>
<td>PAL Returns No Information On Bus Log Overflow</td>
<td></td>
</tr>
<tr>
<td>114 X X X X X X</td>
<td>Fixed</td>
<td>A Memory Update Operation May Not Complete Properly When An L2 Cache Line Encounters a Second Single Bit Data Error</td>
<td></td>
</tr>
<tr>
<td>116 X X X X X X</td>
<td>Fixed</td>
<td>Intel Cache Safe Technology May Exceed 66 L2D Lines Disabled By One</td>
<td></td>
</tr>
<tr>
<td>117 X X X X X X</td>
<td>Fixed</td>
<td>Intel Cache Safe Technology Event That Occurs In Reset Flow After Registering MC_REGISTER_MEM And Prior To Registering PAL_MEMORY_BUFFER Will Result In Handoff To SAL_CHECK With psp.hd Bit Set</td>
<td></td>
</tr>
<tr>
<td>118 X</td>
<td>No Fix</td>
<td>Under A Complex Set Of Conditions, Store To Load Forwarding For A Sub 8-byte Load May Complete Incorrectly</td>
<td></td>
</tr>
</tbody>
</table>

1. Fixed in S-spec parts numbered LCxx.
### Table 6. Intel® Itanium® Processor 9500 Series Errata Summary

<table>
<thead>
<tr>
<th>Processor Stepping</th>
<th>PAL Version</th>
<th>Status</th>
<th>Sighting Title</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>D0 4.12</td>
<td>4.13</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>X</td>
<td>No Fix</td>
<td>CRC Errors With 16-bit CRC</td>
</tr>
<tr>
<td>11</td>
<td>X</td>
<td>No Fix</td>
<td>Scalable Memory Buffer Must Not Be Reset Directly by FPGA or Other System Logic On Warm Reset</td>
</tr>
<tr>
<td>12</td>
<td>X</td>
<td>No Fix</td>
<td>R_CSROPER0.PHYTRAINLIMIT Is Not Asserted When All Clocks Fail</td>
</tr>
<tr>
<td>13</td>
<td>X</td>
<td>No Fix</td>
<td>Frame Alert Logged After Warm-Logic Reset</td>
</tr>
<tr>
<td>14</td>
<td>X</td>
<td>No Fix</td>
<td>Bad Parity In Route Table Can Cause Unexpected Error</td>
</tr>
<tr>
<td>20</td>
<td>X</td>
<td>No Fix</td>
<td>Physical Damage To Intel® SMI Lane Cause Training To Fail</td>
</tr>
<tr>
<td>21</td>
<td>X</td>
<td>No Fix</td>
<td>Northbound Intel® SMi CRC Persistent Error Can Cause South Bound CRCs Resulting In Fast Reset Loop</td>
</tr>
<tr>
<td>27</td>
<td>X</td>
<td>No Fix</td>
<td>North Bound Link Errors Followed Immediately By Erasure+1 Errors Can Cause Correctable Error To Be Uncorrectable</td>
</tr>
<tr>
<td>28</td>
<td>X</td>
<td>No Fix</td>
<td>Corrupted ALERT Frame Not Detected By Zbox</td>
</tr>
<tr>
<td>47</td>
<td>X</td>
<td>No Fix</td>
<td>Firmware Setting Z_CSR_FBD_FAIL_CHIP_STATE_[3-0]. chipFailEnable[3-0] During Erasure Can Cause Uncorrectable ECC Error</td>
</tr>
<tr>
<td>53</td>
<td>X</td>
<td>No Fix</td>
<td>Intel® QPI State Machine Does Not Increment On Every Initialization Failure Instance</td>
</tr>
<tr>
<td>100</td>
<td>X</td>
<td>No Fix</td>
<td>Intel® SMIPbox Does Not Drop Lanes Without Termination on Intel® QPI</td>
</tr>
<tr>
<td>101</td>
<td>X</td>
<td>No Fix</td>
<td>FPU Denormal SWA Priority Change</td>
</tr>
<tr>
<td>102</td>
<td>X</td>
<td>No Fix</td>
<td>PAL_PERF_MON_INFO Has Implementation Specific Requirements For cycles And retired</td>
</tr>
<tr>
<td>103</td>
<td>X</td>
<td>No Fix</td>
<td>Intel® QPI State PHY_RESET / PHY_REINIT Not Supported</td>
</tr>
<tr>
<td>104</td>
<td>X</td>
<td>No Fix</td>
<td>Execution Trace Buffer Logs Wrong Source IP On Asynchronous Event</td>
</tr>
<tr>
<td>105</td>
<td>X</td>
<td>No Fix</td>
<td>Execution Trace Buffer Logs Wrong Source IP On Asynchronous Event</td>
</tr>
<tr>
<td>106</td>
<td>X</td>
<td>No Fix</td>
<td>Intel® QPI Dynamic Link Width Reduction May Result In Quarter Width Mode When Half Width Mode Is Expected</td>
</tr>
<tr>
<td>107</td>
<td>X</td>
<td>No Fix</td>
<td>IIP or XIP May Be Invalid Following An Error Reset When An Asynchronous Firmware Interruption Occurs</td>
</tr>
<tr>
<td>108</td>
<td>X</td>
<td>No Fix</td>
<td>Transient NB Link CRC Error With Consecutive Reads That Contain ECC Errors Can Cause Uncorrectable ECC Error</td>
</tr>
<tr>
<td>109</td>
<td>X</td>
<td>No Fix</td>
<td>Timeout Can Occur With Mirroring Or Migration</td>
</tr>
<tr>
<td>110</td>
<td>X</td>
<td>No Fix</td>
<td>Intel® QPI Alternate Clock Mode Can Result In Flit Errors During PHY Reset</td>
</tr>
<tr>
<td>111</td>
<td>X</td>
<td>No Fix</td>
<td>Intel® QPI Alternate Clock Mode Does Not Initialize Consistently Due To Noise</td>
</tr>
<tr>
<td>112</td>
<td>X</td>
<td>No Fix</td>
<td>Intel® SMI Alternate Clock Mode Is Not Supported On The Processor</td>
</tr>
<tr>
<td>115</td>
<td>X</td>
<td>Fixed</td>
<td>Missing Thread After Error Reset</td>
</tr>
</tbody>
</table>
Intel® Itanium® Processor 9300 Series Errata

**Note:** In this section, the Intel® Itanium® Processor 9300 Series will be referred to as “the processor”.

1. **Configuration Agent Responds With Poison Error To Nonaligned Writes with Poison Set**
   - **Problem:** When a zero byte request (zero byte error) happens in the same packet with poison for flit 0 set, the configuration agent (Ubox) responds with a poisoned data error. This poisoned data error can be identified by U_CSR_SESR.e[9] set to 1.
   - **Implication:** Intel® QuickPath Interconnect agents must never issue nonaligned or zero length writes with poison to the configuration agent (Ubox).
   - **Workaround:** None at this time.
   - **Status:** No Fix.

2. **Hold of Incoming PTC.G Pending During PAL-based IA-32 Execution Can Cause Deadlock**
   - **Problem:** A hold of an incoming PTC.G pending during a PAL-based IA-32 execution can cause a deadlock.
   - **Implication:** Deadlock conditions in some code sequences involving PAL-based IA-32 execution and PTC.G can occur if workaround is not applied.
   - **Workaround:** Contact your Intel technical representative for details on workaround.
   - **Status:** No Fix.

3. **Error During Intel® QPI Link Initialization Can Cause Hang**
   - **Problem:** An error during link initialization can cause an Intel® QuickPath Interconnect link to timeout and lead to a system hang.
   - **Implication:** If this condition is encountered, a hang during Intel® QuickPath Interconnect initialization can occur.
   - **Workaround:** Firmware can poll Px[n]_PBOXMSCCTL.NO_RESPONSE_FROM_LL. If firmware finds this bit is asserted it can trigger a reset in the phy layer.
   - **Status:** No Fix.

4. **Bbox Violates Message Class Dependency**
   - **Problem:** The *Intel® QuickPath Interconnect Specification* does not allow an NCB to DRS dependency. The Ubox has this dependency since the NCB and NCS share the same DRS credits. There is also a DRS to NCB dependency at the home agent in mirroring mode. Logic has been added to the Rbox to prevent this deadlock. Since this logic does not apply across a Node Controller, mirroring across a Node Controller is not supported.
   - **Implication:** Mirroring across a Node Controller is not supported.
   - **Workaround:** None at this time.
   - **Status:** No Fix.

5. **CDEF Memory Region Coherency**
   - **Problem:** Due to a coherency issue with the CDEF region, if this region is enabled SAL must ensure the CDEF region has RdEn = 0 and WrEn = 0 in the SAD I/O Decoder if multiple
agents will access this memory region. This will treat the CDEF memory region as coherent.

If SAL sets RdEN = 1 (noncoherent) for the CDEF region, then SAL must ensure only one core ever accesses the CDEF region. SAL is responsible for maintaining cache coherency since the CDEF region is now mapped to MMIO. As no practical use is known for setting WrEN = 1, it should always be left as 0.

Implication: SAL must ensure CDEF region is coherent or ensure coherency of CDEF region.
Workaround: None at this time.
Status: No Fix.

6. \textbf{Px[n]_CSIWCI Register for Half Link Widths is not Correct After Overwriting}

Problem: The default value on the \texttt{Px[n]_CSIWCI} register for Half Link widths is not correct after overwriting. The \texttt{Px[n]_CSIWCI} register lists the LMs (Lane Maps) supported by a particular Intel QPI link. Half link widths (port 4 and 5) have a default value of 0x182. This is correct at startup. When writing an incorrect value to the \texttt{Px[n]_CSIWCI} register to these ports, the value is not accepted and overwritten by the default value (which is expected). This time it is being written as 0x183. This implies that the full width combination is allowed, and this is not correct. It should always read a 0x182 when over written with a value which is not supported.

Implication: This behavior should be taken into account when accessing the \texttt{Px[n]_CSIWCI} register.
Workaround: None at this time.
Status: No Fix.

7. \textbf{Two Writes Required to Clear CSITTLECR.\[Error Overflow\]}

Problem: The \texttt{CSITTLECR.\[Error Overflow\]} register field is set when an error counter has overflown in a selected lane. Writing a 1 to this field should clear this register field, but it does not. It takes 2 writes of a 1 to properly clear this register field.

Implication: This behavior should be taken into account when accessing the \texttt{Px[n]_CSIWCI} register.
Workaround: None at this time.
Status: No Fix.

8. \textbf{CRC Errors With 16-bit CRC}

Problem: A Link layer and Phy Layer reset can both cause multiple CRC errors when 16-bit rolling CRC is enabled in at least one direction in the link. This can also occur on a reset where 16-bit CRC is changed to 8-bit CRC, or 8-bit CRC is changed to 16-bit CRC. This can possibly triggering ERROR= 301, “Rbox Intel® QuickPath Interconnect CRC Error” if enabled. Use the following flow when performing a link layer reset where the CRC mode is set or changed to 16-bit rolling CRC.

If doing a Link Layer Reset, use the following flow on the port doing a link layer reset.

1. Clear the RBOX error IPERO.CRCEC by writing 0x0.
2. Disable errors 300, 301, 304 by setting IPERO[26:24] =‘000
3. Perform the following steps to link layer reset while 16-bit CRC is enabled:
   • Disable PhyInitBegin by setting Pxn.CSIPHCTR.PHY_INIT_BEGIN =0 and Pxn.CSIPHCTR.PHY_RESET = 1
   • Set the R_CSR_CSILCL.CRCMODE = ‘01 for 16-bit CRC mode
   • Set R_CSR_CSILCL.LNKRSTC = 1 for a soft reset
   • Set Pxn.CSIPHCTR.PHY_INIT_BEGIN = 1 to start the initialization
4. Again, clear the RBOX error IPERO.CRCEC by writing 0x0
5. Enable promotion of Rbox errors to MCA by setting IPERO[26:24] = ‘111
If performing just a PHY Reset (Px[n]_CSIPHCTR.PHY_RESET = 1) clear R_CSR_IPER0.CRCERRD, R_CSR_IPER0.CRCESH, and R_CSR_IPER0.CRCEC following the PHY reset.

Implication: Intel® QPI CRC Errors can occur if 16-bit rolling CRC is enabled and a link layer or PHY layer reset occurs.

Status: No Fix.

9. **Reset While In Calibration State Can Cause Hang On Intel® Scalable Memory Interconnect (Intel® SMI)**

Problem: A reset while in the calibration state can cause a hang on Intel® SMI. The state machine is in calibration if either PZ[n]_PBOXFS3.INIT_RX_STATE is in the calibrate state, or PZ[n]_PBOXFS2.INIT_TX_STATE is in the calibrate state. Reset is asserted via PZ[n]_PBOXFS1.FBD_PHY_RESET.

Implication: A reset must not be performed while in this state.

Workaround: Before issuing a CSR\PAL reset via a CSR write, firmware must ensure that the state machine is in not in calibrate.

Status: No Fix.

10. **Intel® SMI PZ[n]_PBOXFS2.CALIB_DONE Can Only Be Cleared In Reset**

Problem: PZ[n]_PBOXFS2.CALIB_DONE must not be cleared if the link is not in reset (PZ[n]_PBOXFS2.INIT_TX_STATE = Reset).

PZ[n]_PBOXFS2.CALIB_DONE is set to one once calibration is complete. To perform a calibration in the next reinitialization, this bit must be cleared. In order to clear this bit with the link in reset, the following flow can be used:

\[
\begin{align*}
Px[n]_CSIPHCTR.PHY_INIT_BEGIN=0 & \quad \text{\textbackslash Keep link in reset following reset} \\
PZ[n]_PBOXFCTL1.FBD_PHY_RESET=1 & \quad \text{\textbackslash Perform reset} \\
PZ[n]_PBOXFCTL1.FBD_PHY_RESET=0 & \quad \text{\textbackslash ok to set calib_done=0} \\
Px[n]_CSIPHCTR.PHY_INIT_BEGIN = 1 & \quad \text{\textbackslash Allow state to advance past reset} \\
PZ[n]_PBOXFCTL1.FBD_PHY_RESET=1 & \quad \text{\textbackslash Perform reset to do recalibration} \\
PZ[n]_PBOXFCTL1.FBD_PHY_RESET=0 & \quad \text{\textbackslash Not allowed} \\
\end{align*}
\]

Implication: Calibration of the Intel® SMI can fail if PZ[n]_PBOXFS2.CALIB_DONE is written to a 0 when in reset.

Workaround: None at this time.

Status: No Fix.

11. **Scalable Memory Buffer Must Not Be Reset Directly by FPGA or Other System Logic On Warm Reset**

Problem: On a warm-state or warm-logic reset an Intel® 7500 Scalable Memory Buffer can be reset sooner than the processor. When this occurs the Zbox detects an error on Intel® SMI. The processor is unable to signal an MCA in response to this Zbox error due to the pending reset. A cold reset is required to recover from this state.

Implication: FPGA or other system logic should not directly reset the Intel 7500 Scalable Memory Buffer on a warm-state or warm-logic reset.

Workaround: Firmware should provide some capabilities so that it can control the Scalable Memory Buffer reset on warm reset.

Status: No Fix.
12. **R_CSR_OPER0.PHYTRAINLIMIT Is Not Asserted When All Clocks Fail**

**Problem:** R_CSR_OPER0.PHYTRAINLIMIT should assert anytime the Pbox fails to train after multiple attempts. This is reflected in Error# 303. In the case that all clocks are dead on the respective link, R_CSR_OPER0.PHYTRAINLIMIT will not assert. A subsequent error will assert and will be dependent on activity of the system at time of failure.

If alternate clocks are enabled, all alternate clocks would be required to fail to hit this condition.

**Implication:** Error#303 will not assert on failed clocks.

**Workaround:** None at this time.

**Status:** No Fix.

13. **Frame Alert Logged After Warm-Logic Reset**

**Problem:** After a warm-logic reset where the Intel 7500 Scalable Memory Buffer is not reset, the Zbox will log a "Zbox Memory Alert Error" Error# 605. Error# 605 does not cause any response. Its only response is to set Z_CSR_ERR_LOG.status_frm_alert. In addition, Z_CSR_CHNL_ERR_LOG.sts_frm_alert_ch[1-0] will be set to '11 which notifies the system frame alert channel 0 and channel 1 fired will be logged. Also Z_CSR_ERR_LOG.errflw_success = 1 will be set to 1 after a warm-logic reset, but Z_CSR_ERF_CTL_STS_0.err_1st will not show any persistent errors.

**Implication:** SAL needs be aware of this expected behavior. SAL should clear these errors fields after a warm-logic reset. A warm-logic reset is performed on a fatal error which causes an MCA.

**Workaround:** None at this time.

**Status:** No Fix.

14. **Bad Parity In Route Table Can Cause Unexpected Error**

**Problem:** SAL has access to the R_CSR_RTWR CSR to write to the route table. This CSR has three even parity bits for each of the 3 VN* fields in R_CSRRTWR. Bad parity in the route table can cause an unexpected recoverable or fatal error. This error can occur even if the route table entry is not accessed by an Intel® QPI transaction. There is no parity protection for the RTA Index (RTAINDX).

**Implication:** SAL may try to use bad parity in route entries to detect if unsupported NodeIDs are accessed. This is not supported on the processor.

**Workaround:** Ensure good parity is used in the route table.

**Status:** No Fix.

15. **Lower 2 Bits Of IHA Have Read/Write Behavior**

**Problem:** Volume 2 of the 2.2 *Intel® Itanium® Architecture Software Developer’s Manual*, Section 3.3.5.9 " Interruption Hash Address (IHA – CR25)" states that the lower 2-bits of the IHA register are ignored. Ignored fields have the property that writes are ignored and reads return zeros. The processor implements the lower 2 bits as Read/Write.

**Implication:** When a VMM runs an operating system virtualized using the virtualization acceleration control (a_to_int_cr and a_from_int_cr), the lower 2-bits of IHA will not be ignored but will have regular read/write behavior.

**Workaround:** None at this time.

**Status:** No Fix.
16. **Read or Write of TAD CSRs While System Is Not Quiesced Can Cause Data Corruption**

**Problem:** Reads and Writes to CSRs B_CSR_TAD_CNTL, B_CSR_TAD_ADDR, B_CSR_TAD_DATA0 and B_CSR_TAD_DATA1 CSRs while the system is not quiesced can cause data corruption to inflight traffic in the Bbox.

**Implication:** Possible data corruption.

**Workaround:** BIOS should not access these CSRs unless quiesced.

**Status:** No Fix.

17. **After An Intel® QPI Link Soft Reset CRC Errors May Be Observed**

**Problem:** Following a soft reset (R_CSR_CSILCL.LNKRSTC=1) to the Intel® QPI Link, a stream of CRC errors will be detected by the Rbox. This stream of errors will cause R_CSR_IPER0.CRCEC to be set to 0x7F indicating multiple CRCs occurred with an overflow (Error#301 and ERROR# 302). The stream of CRC errors will also trigger a physical layer inband reset.

**Implication:** When a soft reset occurs, an unexpected MCA may occur if the MCA is enabled.

**Workaround:** Firmware needs to disable MCAs for these errors when performing a Link Layer soft reset (R_CSR_IPER0.CRCERRCOINTEN=0 and R_CSR_OPER0.RETRYABORTEN=0). Following the soft reset clear any CRC errors and enable the respective MCAs.

**Status:** No Fix.

20. **Physical Damage To Intel® SMI Lane Can Cause Training To Fail**

**Problem:** Noise on an Intel® SMI lane can appear as a TS0 training header to the receiver causing training to fail. This is seen on Intel® SMI lanes which have some physical damage (generally connector, trace, or pad connectivity issues). For this issue to occur there must be physical damage to the lane to cause reflection, and the noise at the receiver needs to match the TS0 header during Intel® SMI training. If this condition occurs, the processor will trigger a fast reset on the Intel® SMI channel, and the link will attempt training again. In a rare case if this condition is hit consecutively and the retry threshold is met, this will cause the Intel® SMI link to fail with a fatal error.

The damage to the lane will log an Error# 617 or 618 (Zbox Correctable Memory Link CRC Error, Northbound or Southbound with lane mapout) on the processor.

**Implication:** A retraining can be caused by memory initialization, RAS event, or firmware generated fast reset. Anytime one of these events occurs and a lane with physical damage is present, this condition can occur. When this condition occurs, the Intel® SMI link will attempt to retrain (up to the retry threshold) to recover. If the number of retrain exceeds the retry threshold, a fatal Error# 608\610 (Zbox Uncorrectable Memory Link CRC Error) will occur which will cause a fatal MCA.

**Workaround:** Set PZ[n]_PBOXFCTL1.RETRY_THR to '0111 to enable multiple retraining attempts. With this value, achieving the retry threshold due to this issues is expected to be a very rare event.

**Status:** No Fix.

21. **Northbound Intel® SMI CRC Persistent Error Can Cause South Bound CRCs Resulting In Fast Reset Loop**

**Problem:** Injection of a persistent Error #618 (Zbox Correctable Memory Link CRC Error - Northbound with Lane Mapout) can cause the processor to log Error #617 (Zbox Correctable Memory Link CRC Error - Southbound with Lane Mapout). In this case, the Intel® SMI lane is properly mapped out on subsequent fast resets, but the Error #617 is not expected. The Error #617 is persistent enough to cause a fast reset due to the CRC threshold being hit. The Error #617 will occur on subsequent fast resets causing the Intel® SMI link to loop on fast resets. This does not affect Intel® QPI links.

**Implication:** Error #617 is incorrectly logged.
Workaround: The PAL call PAL_CRC_ERR_THRESHOLD_CONFIG provides the ability to change the window and threshold by which South Bound CRC errors are counted and promoted to persistent.

Status: No Fix.

22. **CRC Errors Occur on Intel® QPI After Physical Layer Reset When Scrambling And Periodic Retraining Are Enabled**

Problem: During an Intel® QPI physical layer reset at the local socket, packets with CRC errors can be issued to the remote socket when scrambling is enabled. This will cause Error# 300 “Rbox Intel® QPI CRC Error” to be logged at the remote socket. The link layer needs to be in the “normal operation” state, and a physical layer reset needs to hit a two cycle window just before the Physical layer initialization state machine is reaching the active state (L0) to encounter this issue. This is due to an issue with the scrambling logic when these condition occur.

The physical layer reset observed by the local socket can be initiated by Px[n]_CSIPHCTR. PhY_RESET=1, inband reset, or by RAS event.

Two scenarios can occur:

- An Intel® QPI physical layer reset occurs on the local socket. The local socket encounters this issue and packets with CRC errors are sent to the remote socket which logs Error# 300 “Rbox Intel® QPI CRC Error”. The remote socket encounters a “Rbox Intel® QPI CRC Error - CRC Counter Overflow” and logs Error# 301. This in turn causes the remote socket to generate a “Rbox Intel® QPI Retry Abort Error” which is logged as Error# 302. The condition self heals, but respective errors are logged. Error# 302 is recoverable and an MCA will be issued. On the Intel® 7500 Chipset, a B1 Error will be logged (versus an Error#302 on the processor).

- An Intel® QPI physical layer reset occurs on the local socket. The local socket encounters this issue and packets with CRC errors are sent to the remote socket which logs Error# 300 “Rbox Intel® QPI CRC Error”. Before the remote socket can encounter a CRC overflow, the local socket times out on its link level retry request (R_CSR_CSILCL_LLRTLNKRST) waiting for a link level Retry Ack and issues a link reset which is logged as Error# 302 on the local socket. The condition self heals, but respective errors are logged. Error# 302 is recoverable and an MCA will be issued.

Implication: During a physical layer reset due to a CSR based local or remote socket phy layer reset, inband reset, or RAS event an unexpected Error# 302 “Rbox Intel® QPI Retry Abort Error” may be logged if scrambling is enabled. Disabling Intel® QPI periodic retraining decreases the probability of hitting this issue when scrambling is enabled.

In the extremely rare case where both the local and remote sockets of a link observe a physical layer reset at the same time, and this issue occurs on both sides of the link, a fatal Error# 303 “Rbox Uncorrectable Intel® QPI CRC Error” could be logged by one or both of the processors. This would occur if the links fails to train after 3 attempts.

Workaround: Disabling Intel® QPI scrambling on the link will prevent this issue from occurring. If scrambling is enabled (during the system link bring up), enable scrambling after all links have been brought up to mitigate this issue on boot. Not enabling Intel® QPI Periodic Retraining will greatly reduce the probability of this issue from occurring when scrambling is enabled. The 2 cycle window occurs at the end of each Periodic Retraining Sequence (10mS) when scrambling is enabled (as well as on all physical layer resets). If scrambling is disabled, this 2 cycle window only occurs on a physical layer reset.

Status: No Fix.

23. **Transmitter Parameter Values**

Problem: The Intel® Itanium® Processor 9300 Series and 9500 Series Datasheet defines the Transmitter Parameter Values for Intel® QuickPath Interconnect and Intel® SMI Channels at 4.8 GT/s. The processor does not follow the Intel® QuickPath Interconnect,
Version 1.0, Electrical specifications for three values and are reflected in the table below.

<table>
<thead>
<tr>
<th>ITEM</th>
<th>SYMBOL</th>
<th>Intel® Itanium® Processor 9300 Series and 9500 Series Datasheet</th>
<th>1.0 Intel® QuickPath Interconnect Specification Electrical specifications</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>T_{SLEW-RISE-FALL-PIN}</td>
<td>Min: 6, Max: 12, Unit: V/ns</td>
<td>Min: 9, Max: 20, Unit: V/ns</td>
</tr>
<tr>
<td>2</td>
<td>V_{TX-CM-RIPPLE-PIN}</td>
<td>Min: 0, Max: 14, Unit: %</td>
<td>Min: -0.0375, Max: 0.0375, Unit: ratio</td>
</tr>
<tr>
<td>3</td>
<td>T_{DUTY-CYCLE-PIN}</td>
<td>Min: -0.076, Max: 0.076, Unit: UI-UI jitter</td>
<td>Min: -0.055, Max: 0.055, Unit: UI-UI jitter</td>
</tr>
</tbody>
</table>

Implication: Min/Max measured values may not comply with the Intel® QuickPath Interconnect, Version 1.0, Electrical specifications.

Workaround: None at this time.

Status: No Fix.

24. L2i Fills In 1 Way Of Set When All Other Ways Are Valid And A Way Is Disabled In Set

Problem: When Intel Cache Safe Technology disables any of the 8 ways in a set, the ways which are not disabled are used for the fill. For the L2i one preferred way will always be selected for a set if all the enabled ways are valid. If any of the valid ways in an affected set are invalidated, there will be no preferred way and the replacement algorithm for L2i will fill as expected.

This does not affect L2i sets where all ways are enabled, only sets which have ways where cache lines are disabled via Intel Cache Safe Technology.

Implication: The expected LRU algorithm is not followed for a L2i set which has one or more disabled cache lines (via Intel Cache Safe Technology) and all other enabled ways set to valid.

Workaround: None at this time.

Status: No Fix.

25. If A Global Fatal MCA Occurs While A chk.a, chk.s Or fchkf Is Executing A Logical Processors May Not Enter Machine Check Abort and Min-State Save Area May Be Invalid

Problem: If a global fatal MCA occurs while a chk.a, chk.s or fchkf instruction is in the pipeline, some threads may not reenter to PALE_CHECK, preventing the MCA from being initiated. This issue may also result in the min-state save area IIP, XIP, IPSR, and XPSR being invalid for the respective logical processor.

Implication: IIP, XIP, IPSR, and XPSR will be invalid in the min-state save area.

Workaround: In PAL the first thread in a socket to enter PALE_CHECK on a global fatal error will monitor all active threads to determine whether they enter PALE_CHECK. If any threads do not arrive at PALE_CHECK within 100 mS, PAL will force the missing threads to reenter to PALE_CHECK. When this occurs, PAL will write IIP and IPSR to -1 in minstate for the threads that initially failed to enter MCA.

With the PAL workaround there are global fatal MCA cases where the IIP/IPS will be invalid, but all threads will arrive at SAL_CHECK. In this condition the IIP, XIP, IPSR, and XPSR will be invalid, but PAL will not write -1 to IIP and IPSR, and the MCA will proceed.
In a rare global fatal MCA corner case this issue could affect all threads. In this case PAL will not be able to monitor the arrival of all threads at SAL_CHECK. For PAL to monitor arrival of all threads, at least one thread must arrive at the PALE_CHECK vector. An XPN timeout is likely to occur if the corner case condition happens due to hang resulting from all threads failing to enter PALE_CHECK.

Status: No Fix.

26. DC Common Mode Clock At Rx Input For Intel® SMI and Intel® QPI

Problem: The Intel® Itanium® Processor 9300 Series and 9500 Series Datasheet defines the Receiver Parameter Values for Intel® QuickPath Interconnect and Intel® SMI Channels @ 4.8 GTs. The processor does not follow the minimum value of 125 mV documented in the Intel® QuickPath Interconnect, Version 1.0, Electrical specifications for the parameter in the table below. Instead it uses a Min value of 175 mV.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Nom</th>
<th>Max</th>
<th>Units</th>
<th>Notes</th>
<th>Symbol</th>
</tr>
</thead>
</table>
| V_{Rx-clock-cm-}
| pin             | DC common mode ranges at the Rx  | 175  | 350  | mV   |       |       | V_{Rx-clock-cm-}
| pin             | input for any clock channel      |      |      |      |       |       | pin             |

Implication: Min measured value does not comply with the Intel® QuickPath Interconnect, Version 1.0, Electrical specifications and Intel Scalable Memory Interconnect Electrical specifications.

Workaround: None at this time.

Status: No Fix.

27. North Bound Link Errors Followed Immediately By Erasure+1 Errors Can Cause Correctable Error To Be Uncorrectable

Problem: The following sequence will cause the 2nd correctable ECC error (4th bullet) to be logged as uncorrectable.

- Northbound Link error on rank A
- Followed immediately by Erasure +1 error on rank B (not rank A)
- Followed fairly quickly by another Northbound link error on rank C (C could be same as A)
- Followed immediately by Erasure +1 error on a different rank (not rank C)

Erasure is where a DRAM is mapped out by the memory controller as it has exceeded the number of correctable errors.

Implication: This issue is only expected to be seen during error injection testing.

Workaround: None at this time.

Status: No Fix.

28. Corrupted ALERT Frame Not Detected By Zbox

Problem: Any corrupted ALERT frame will not be detected by the processor. Since the Intel® 7500 Scalable Memory Buffer issues a series of ALERT frames, in most cases missing an ALERT frame is not an issue. There is no CRC protection on ALERT frames, and the processor does not have a mechanism to detect corrupt Alert Frames.

Implication: A rare corner case condition could occur due to this issue. This corner case has not been seen on a real system and is expected to be a very rare event. When the memory controller issues a write to the Intel 7500 Scalable Memory Buffer, the memory controller waits a round trip latency to confirm the southbound command arrived at the Intel 7500 Scalable Memory Buffer intact. In the event of a southbound Intel® SMI CRC
error (transient or persistent) at the Intel 7500 Scalable Memory Buffer, the error is
detected and sends a series of ALERT frames on the northbound link to notify the host
that it received a southbound CRC error. The processor detects the ALERT frames,
resets the link, and reissues the packet with the southbound error. If the initial Alert
frame for the respective southbound error is corrupted by a secondary error on the
northbound link due to this issue, the processor will complete the write without
reissuing. The memory controller uses two Intel® SMI channels in lockstep for each
cache line access, thus on a future read if one channel was affected by this issue the
other would likely return valid data.

- If a Link error occurs on southbound write data, the Intel 7500 Scalable Memory
  Buffer will write data with BAD ECC to DRAM. The memory controller ECC would
catch this, and should fix resulting in correctable error.
- If a Link error occurs on southbound write command, the Intel 7500 Scalable
  Memory Buffer will likely drop the write to memory. The memory controller ECC
  would catch this, but likely not be able to fix resulting in uncorrectable error.

Workaround: None at this time.
Status: No Fix.

29. Z_CSR_ECC_LLE_SUCCESS_[7-0] Does Not Freeze On Error

Problem: Z_CSR_ECC_LLE_SUCCESS_[7-0] does not freeze when an error is detected, while
Z_CSR_pld_corr_log_[1-0] does freeze when an error is detected. Thus, it is not
always possible to identify a bad DIMM in DIMM pair. Z_CSR_PLD_CORR_LOG_[1-0]
identifies a correctable error to a DIMM pair. Z_CSR_ECC_LLE_SUCCESS_[7-0]
identifies the bad DIMM in a DIMM pair.

Implication: If multiple errors have occurred Z_CSR_ECC_LLE_SUCCESS_[7-0] may not identify a
bad DIMM in a DIMM pair.

Workaround: As a workaround, firmware can configure Z_CSR_PMU_CNT_[5] and
Z_CSR_PMU_CNT_CTL_[5] PMU counters to count ECC errors. If only one error has
occurred, then Z_CSR_ECC_LLE_SUCCESS_[7-0] is valid.

To initialize:

- Set Z_CSR_PMU_CNT_CTL_[5].incr_sel = 0xD (Event as selected by
  Z_CSR_PMU_ZIP_CTL_FVC.evnt1).
- Set Z_CSR_PMU_ZDP_CTL_FVC.evnt1 = 0b001 (mem_ecc_err - Memory ECC error
detected)
- Set Z_CSR_PMU_CNT_[5] = 0

When an error is detected by assertion of Z_CSR_PLD_CORR_LOG_1.Valid:

- Read Z_CSR_ECC_LLE_SUCCESS_[7-0]
- Immediately read Z_CSR_PMU_CNT_[5] to find the number of ECC errors
  — If Z_CSR_PMU_CNT_[5] = 1, ECC_LLE_SUCCESS is valid
  — If Z_CSR_PMU_CNT_[5] > 1, ECC_LLE_SUCCESS is not valid
- Immediately set Z_CSR_PMU_CNT_[5] = 0

Status: No Fix.

32. PAL_SHUTDOWN Has Incorrect Index

Problem: Volume 2 of the 2.2 Intel® Itanium® Architecture Software Developer’s Manual, Table
11-39 lists the PAL Power Information and Management Procedures. The Idx for
PAL_SHUTDOWN is 45 in the table, but PAL implements this as 518.
In addition, this table in the *Intel® Itanium® Architecture Software Developer’s Manual* states there is a dependency on PAL_MEMORY_BUFFER. PAL is removing this dependency. Also, this change required PAL_A_SPEC and PAL_B to be modified.

**Implication:** The index of PAL_SHUTDOWN is incorrect for affected PAL versions.

**Workaround:** None at this time.

**Status:** Fixed in PAL 4.25.

### 33. PAL_ECC_ERROR_MASK Does Not Check Mask For Determining No Error

**Problem:** PAL_ECC_ERROR_MASK checks the Z_CSR_ECC_LLE_SUCCESS_[7-0] CSRs to determine if there is an error. For the even CSRs, if position and mask are both 0, PAL_ECC_ERROR_MASK should return no error. Else it should return error.

PAL_ECC_ERROR_MASK incorrectly only checks Z_CSR_ECC_LLE_SUCCESS_[n].position when determining no error. It does not check Z_CSR_ECC_LLE_SUCCESS_[n].mask.

**Implication:** It is possible that an error is logged in the Z_CSR_ECC_LLE_SUCCESS_[7-0] CSRs, but PAL_ECC_ERROR_MASK could miss it if the position field is 0 and mask is not 0 on affected PAL versions.

**Workaround:** Service processor can access the Z_CSR_ECC_LLE_SUCCESS_[7-0] CSRs directly.

**Status:** Fixed in PAL 4.25.

### 34. Rbox Blocking And Intel® QPI Min Credit Occurring At The Same Time With Some Traffic Patterns Can Cause Hang

**Problem:** If the Rbox is blocked and unable to make forward progress for some period of time, and at the same time the Intel® QPI credits are used up (both VNA credits on an Intel® QPI link and VN0 DRS credits on the caching agent), a deadlock can occur. For this condition to occur there must also be local CSR traffic, and 2 sockets must be accessing each others Ubox. The cross Ubox traffic can be either from CSR accesses or interrupts. The cross Ubox traffic can also be caused by 2 cores on the same socket accessing the local Ubox in a specific traffic corner case.

An ORB timeout or Snoop timeout will be logged if this rare condition occurs. Usually at least one ORB timeout will be logged and the address will show CSR or interrupt addresses to another Ubox.

**Implication:** If this condition occurs, a transaction will fail to make forward progress resulting in a hang.

**Workaround:** Intel® QPI Periodic Retraining is an event which exposes this issue. Intel® QPI Periodic retraining must be disabled (Px[n]_CSIPHPRT.RETRAIN_INTERVAL = 0). OEMs are responsible for thermal and environmental testing of their platform, and this testing needs to take into account the impact of Intel® QPI Periodic Retraining disabled.

Contact your Intel Technical representative for questions on or analysis of your thermal and environmental testing around Intel® QPI Periodic Retraining.

**Status:** No Fix.

### 35. Persistent CRC Error During Aggressive Pin Throttling Can Cause Hang

**Problem:** If a refresh is held up and pending when it is time for the next refresh to that same rank, the processor prevents the second refresh from dispatching (which is expected behavior). Due to a logic issue in this state, if an Intel® SMI northbound or southbound persistent CRC link error occurs, or an Intel® SMI southbound transient CRC link error occurs while in this state the processor will hang.

**Implication:** Hang if the condition occurs.
Workaround: If aggressive pin throttling is used via the MEM_THROTTLE_L pin, firmware must enforce the following max throttling. More aggressive throttling is not supported. The supported max throttling rates vary based on the setting of Z_CSR_REFRESH_CTL.rfr_accelerate_ena.

- Z_CSR_REFRESH_CTL.rfr_accelerate_ena = 0
  - Z_CSR_PT_CTL.window = 0x100 (256 frames per window)
  - Z_CSR_PT_CTL.max = 0x80 (max throttling of 50% - 128 will be NOPs in window)

- Z_CSR_REFRESH_CTL.rfr_accelerate_ena = 1
  - Z_CSR_PT_CTL.window = 0x100 (256 frames per window)
  - Z_CSR_PT_CTL.max = 0x4C (max throttling of 30% - 76 will be NOPs in window)

Status: No Fix.

36. In A Virtualized Environment Guest OS IIB0/IIB1 Reads/Writes May Not Behave As Expected If Virtualization Acceleration is Enabled

Problem: The Intel® Itanium® Architecture Software Developer's Manual Specification Update October 2009, Specification Change 16 adds “Interruption Instruction Bundle Registers” IIB0/1 control registers:

- CR26 IIB0 Interruption Instruction Bundle 0
- CR27 IIB1 Interruption Instruction Bundle 1

If the Virtualization Acceleration Control a_to_int_cr optimization is enabled, writes to IIB0/1 should complete without an intercept. With the affected PAL releases, an unexpected intercept to the VMM will occur on writes to IIB0/IIB1 if the a_to_int_cr optimization is enabled.

If the Virtualization Acceleration Control a_from_int_cr optimization is enabled, reads from IIB0/1 may not return the correct Virtual Processor Descriptor values.

Exposure to this erratum only occurs when the guest operating system is running (PSR.vm = 1).

Implication: With affected PAL releases, guest operating systems that access IIB0/IIO in a virtual machine monitor that enables a_to_int_cr or a_from_int_cr virtualization acceleration may not behave as expected or may cause an unexpected intercept to the VMM.

Workaround: With affected PAL releases, avoid virtualizing operating systems that access IIB0/IIB1 with VMMs that enable a_to_int_cr or a_from_int_cr accelerations.

Status: Fixed in PAL 4.28.

37. A register file error may be signaled on wrong thread

Problem: When register parity file detection creates a MCA, a register file parity error could be signaled to the wrong thread. If this condition occurs the register file parity error will not be recoverable.

Implication: The wrong thread receiving the register file error could lead to inappropriate MCA handling.

Workaround: None at this time.

Status: Fixed in PAL 4.28.

38. Neither thread on a core entering SAL_CHECK during a SYSINIT MCA

Problem: When the SYSINT MCA PAL thread semaphore is owned and the Intel® QPI viral bit is set, the semaphore is not released causing the SYSINIT MCA to be continuously signaled.
**Implication:** The SYSNIT MCA handoff to SAL may not complete.

**Workaround:** None at this time.

**Status:** Fixed in PAL 4.29.

**39. A fault during RSE (Register Stack Engine) load in PAL_CHECK may cause system hang**

**Problem:** During PAL_CHECK, the second load to the RSE could result in a General Exception Fault.

**Implication:** A General Exception Fault may cause system to hang.

**Workaround:** None at this time.

**Status:** Fixed in PAL 4.28.

**40. Register file error is reported incorrectly by PAL_MC_ERROR_INFO with every ERROR1 assertion**

**Problem:** A register file error may be incorrectly reported by PAL_MC_ERROR_INFO.

**Implication:** When retrieving info from PAL_MC_ERROR_INFO for an ERROR1 assertion (resulting in a global fatal MCA), a register file error will be incorrectly detected.

**Workaround:** None at this time. For affected versions, see the Summary Table of Changes.

**Status:** Fixed in PAL 4.29.

**41. PAL_REGISTER_INFO incorrectly reports CR.iib0 and CR.iib1 as unimplemented**

**Problem:** The PAL_REGISTER_INFO call reports CR.iib0 and CR.iib1 as unimplemented.

**Implication:** When making PAL_REGISTER_INFO call, it returns incorrect information on the implementation status for CR.iib0 and CR.iib1 as not implemented.

**Workaround:** None at this time.

**Status:** Fixed in PAL 4.29.

**42. Nested MCA may occur during recoverable MCA testing**

**Problem:** Recoverable MCA testing may result in a PAL hang.

**Implication:** When testing recoverable MCAs, a nested MCA condition may occur which may cause a hang in PAL MCA handling.

**Workaround:** None at this time.

**Status:** Fixed in PAL 4.29.

**43. Infinite Viral MCAs may occur when testing viral MCAs**

**Problem:** Viral MCAs may not reach SAL_CHECK.

**Implication:** When testing Viral MCAs, the MCA flow may not successfully reach SAL_CHECK.

**Workaround:** None at this time.

**Status:** Fixed in PAL 4.29.

**44. INIT flow will hang if invoked prior to MINSTATE initialization**

**Problem:** Processor initialization flow interrupt (INIT) will hang if the MINSTATE area is not available.

**Implication:** When testing INITs prior to initialization of the MINSTATE area, it will result in a hang or an illegal address access.

**Workaround:** None at this time.

**Status:** Fixed in PAL 4.29.
45. **An unexpected MCA may occur if multiple thermal error injections are applied to a socket**

**Problem:** An unexpected MCA may occur on a QR ERROR (charge rationing) assertion.

**Implication:** When testing thermal error injections, a move of the QR master during the same time that a QR ERROR is signaled may cause an unexpected MCA.

**Workaround:** None at this time.

**Status:** Fixed in PAL 4.29.

46. **A pended QR CMCI may not be cleared during the OS boot sequence**

**Problem:** A pended QR (charge rationing) CMCI prior to booting to the OS needs to be cleared, or handled by the OS in order to handle subsequent QR CMCIs.

**Implication:** If a pended QR CMCI is not handled in the OS at a reasonable time during boot, additional QR CMCIs will not be triggered until the pended QR CMCI is handled or cleared.

**Workaround:** Implement polling in the OS to clear or process any logged CMCIs during the OS boot sequence. Another option is to call PAL_MC_ERROR_INFO and PAL_MC_CLEAR_LOGS early in the OS boot sequence to handle a pended QR CMCI.

**Status:** No Fix.

47. **Firmware Setting Z_CSR_FBD_FAIL_CHIP_STATE_[3-0]. chipFailEnable[3-0] During Erasure Can Cause Uncorrectable ECC Error**

**Problem:** Z_CSR_FBD_FAIL_CHIP_STATE_[3-0] are programmed by processor ECC microcode when an ECC threshold has occurred. In this mode all cacheline reads are ECC corrected on the fly. Firmware is responsible for clearing the erasure as processor ECC microcode will not do so. Clearing erasure is accomplished by writing 0x01 to the respective Z_CSR_FBD_FAIL_CHIP_STATE_[3-0].chipFail*_[n] CSR fields. When chipFailEnable_[n] is set there is a very small window which can cause an unexpected uncorrectable ECC error. This is expected to be a very rare event.

**Implication:** Unexpected ECC error when setting chipFailEnable_[n] to 1 to clear erasure.

**Workaround:** To mitigate this very rare event, firmware can Quiesce the socket before writing to Z_CSR_FBD_FAIL_CHIP_STATE_[3-0]. chipFailEnable[3-0].

**Status:** No Fix.

48. **CPE Outbound Request Buffer Timeout (CPB_ORB_TIMEOUT_CFG) counters are not deterministically assigned to the correct transaction types**

**Problem:** The timeout values configured by programming the CPB_ORB_TIMEOUT_CFG CSR fields (level 1, 3, 4, and 5) are not guaranteed to be applied to their corresponding transaction types. Any transaction type may be randomly assigned to any level of timeout. Similarly, the timeout hierarchy described in the Intel QPI specification is not preserved on Intel® Itanium® Processor 9300 Series.

**Implication:** Miscorrelation of timeout level to transaction type can lead to false timeout failures. Also this can lead to erroneous fault isolation.

**Workaround:** Program all timeout counters to the same value or disable all counters.

**Status:** No Fix.

49. **Incorrect PIROM value for THERMALERT_N Hot Deassertion Hysteresis**

**Problem:** The THERMALERT_N hot deassertion hysteresis value programmed in the PIROM (Thermal Reference Sec #108, Offset 0x6Ch) has an incorrect value of 0x02.

**Implication:** None due to the implemented workaround.
Workaround: The Intel® Itanium® Processor 9300 Series microcode programs THERMALERT_N hot deassertion hysteresis to the correct value of 0x04 during initialization.

Status: No Fix.

**50. PAL_VP_CREATE does not perform reserved bit checking on the virtualization acceleration control (VAC) and virtualization disable control (VDC) fields in the virtual processor descriptor (VPD)**

**Problem:** The software developers manual describes Bits [63:7] of the VAC and VDC fields in the VPD as reserved. Architecturally reserved bits passed into PAL procedures return an error indication in the return argument. PAL_VP_CREATE does not verify that the reserved bits are all zero and does not return an error indication.

**Implication:** If a customer is setting a reserved bit in these fields, no indication will be returned and it could have an impact on the behavior of a virtual machine if the reserved bits get defined in future processors.

**Workaround:** Callers of the PAL_VP_CREATE procedure should verify that they are not setting any reserved bits in the VAC/VDC fields of the VPD passed to this procedure.

**Status:** No Fix.

**51. False ERROR1_N signal may be asserted during power cycle**

**Problem:** An uninitialized circuit node within the processor may lead to a false assertion of the ERROR1_N signal only during a power cycle. This false error indication is visible at the deassertion of RESET_N.

**Implication:** During a power cycle, the ERROR1_N signal may erroneously assert before RESET_N deassertion. The false error indication is not cleared by a RESET_N / PWRGOOD sequence.

**Workaround:** The workaround for this issue consists of two components: Incorporate PAL version 4.30 into the platform firmware. Assert a PWRGOOD reset 2ms after detection of the false ERROR1_N condition.

**Status:** Fixed in S-spec parts numbered LCxx.

**52. PAL_MC_ERROR_INFO incorrectly returns target address valid when originating from ptc.g with RspStatus=Fail**

**Problem:** PAL_MC_ERROR_INFO incorrectly sets the target address valid bit for ptc.g transactions when RspStatus=Fail.

**Implication:** ptc.g transaction failures are incorrectly reported by PAL_MC_ERROR_INFO as having a valid transaction address.

**Workaround:** None at this time.

**Status:** Fixed in PAL 4.30.

**53. Intel® QPI State Machine Does Not Increment On Every Initialization Failure Instance**

**Problem:** When there is a link layer initialization failure, per the Intel® QPI specification the Intel® QPI logic should track such a failure in order to issue the appropriate phy reset when an internal threshold is met. If a link layer initialization failure occurs while the Intel® QPI logic in the processor is in some internal states, some failed Intel® QPI link layer inits would not be recorded in the counter. These missed counts can cause a delay in when the count limit would be reached.

**Implication:** This will normally cause the processor to take longer to issue a phy reset. In most cases the Intel® QPI link will recover, or eventually assert the phy reset encountering enough counted Initialization failures. In other cases the agent on the link would trigger the phy reset first. The conditions to create a livelock condition where both side of the link never increment their counter is extremely rare.

**Workaround:** None at this time.
54. **R_CSR_CSILS.LNKINTFC And R_CSR_CSILS.LSTLLRC Do Not Increment Properly**

**Problem:** The fields in Intel® QPI Status Register (R_CSR_CSILS) LNKINTFC and LSTLLRC do not increment per their field definitions.

**Implication:** These CSR fields cannot be used as expected for counting Intel® QPI link events. These fields should be treated as Reserved.

**Workaround:** None identified.

**Status:** No Fix.

56. **Burst Of L3 Cache and L2 Cache Correctable Errors Observed On Some Processors**

**Problem:** A burst of correctable errors has been detected in some Intel® Itanium® Processor 9300 Series L3 and L2 (L2i and L2d) cache arrays. A burst being greater than 10 corrections in less than 6 hours on one core in any one level of cache. The burst may or may not reach the Intel Cache Safe Technology limit for that cache array. The burst behavior can appear for any length of time, disappear, and reoccur.

**Implication:** These errors do not impact functional correctness, but system software may disable a core or processor due to the Intel Cache Safe Technology threshold limit being met.

**Workaround:** None identified.

**Status:** Fixed in PAL 4.37. PAL 4.37 increases the Intel Cache Safe Technology thresholds.

57. **A Response Status Fail to a Write Transaction May Generate 2 Local MCAs**

**Problem:** If a core issues two 64B Read For Ownership Requests to fill the cache and Response Status = Failed is returned, an error is logged for each request. The cache is filled with Modified data for this Failed address. The PAL Error Handler runs but does not invalidate the lines as there is a Log Overflow (In nonoverflow cases, the cacheline is invalidated.) When accessing these lines as cacheable data (the cacheline is evicted from the core caches), the core issues two 64B Memory Writeback resulting in the second Response Status=Failed.

**Implication:** Two local MCAs for a resp_status_fail for a write transaction may be observed.

**Workaround:** Firmware can keep PSR.mc=1 for the entire error handler, or avoid cacheable data accesses in the error handling path.

**Status:** No Fix.

58. **Uncorrected MCA With PSP That Does Not Indicate An Error Type When PAL is Catastrophic**

**Problem:** The Processor State Parameter (PSP) (GR18) will be fatal and missing the error type any time PAL detects a "PAL catastrophic" scenario. These can include nested errors, missing logs, or other logs that PAL cannot identify in the handler. PAL will be unable to process and will cause a system fatal scenario.

**Implication:** When PAL has a catastrophic condition, PAL will handoff Fatal not being able to detect the log of the MCA when this condition occurs.

**Workaround:** None at this time.

**Status:** No Fix
59. **An Invalid Log Format May Be Generated By Hardware When Multiple MLD Errors Occur In A Small Window**

**Problem:** If 3 errors (at least 2 in the MLD) occur, it can cause an "invalid" log format in the MLD, which PAL will be unable to process, and may cause a system fatal scenario (will result in fatal response due to Erratum 58). The following 3 errors below must occur for the invalid log to occur:

- 1st error occurs.
- Then during handling of 1st error (between PAL_CHECK and MC_RESUME), a 2nd error occurs in the MLD (if 1st error was in MLD it would require the 2nd error on a different MLD port).
- 3rd error occurs after mc_resume of 1st error handling, on same port of 2nd error.

**Implication:** PAL will hand off Fatal not being able to detect the log of the MCA.

**Workaround:** None at this time.

**Status:** Fixed in PAL 4.39.

113. **PAL Returns No Information On Bus Log Overflow**

**Problem:** When the bus log overflows (more than one error is logged into the bus error register before PAL can respond to it), PAL_MC_ERROR_INFO will correctly indicate in Processor Error Map (PEM) that there is a bus_check. However, when called for the Structure Specific Error Information (SSEI), PAL will return error code -6 meaning "no information".

**Implication:** If multiple bus errors are logged, then no SSEI information is provided. When PEM indicates BUS_CHECK, and no information is returned for SSEI, then Bus Error Overflow has occurred.

**Workaround:** None at this time.

**Status:** Fixed in PAL 4.39.

114. **A Memory Update Operation May Not Complete Properly When An L2 Cache Line Encounters a Second Single Bit Data Error**

**Problem:** If an L2 cache line has encountered a second single bit error and is in the process of being disabled by Intel Cache Safe Technology and that same line has modified data, and that line is selected for replacement, the resulting memory update operation will not complete properly.

**Implication:** Possibility of undefined system behavior may result if the memory update does not complete properly.

**Workaround:** None at this time.

**Status:** Fixed in PAL 4.39.

116. **Intel Cache Safe Technology May Exceed 66 L2D Lines Disabled By One**

**Problem:** There are some instances where PAL may disable 67 L2D lines by Intel Cache Safe Technology instead of the expected 66 limit.

**Implication:** There are no execution side effects – besides the extra L2D line disabled.

**Workaround:** None at this time.

**Status:** Fixed in PAL 4.39.
117. **Intel Cache Safe Technology Event That Occurs In Reset Flow After Registering MC_REGISTER_MEM And Prior To Registering PAL_MEMORY_BUFFER Will Result In Handoff To SAL_CHECK With psp.hd Bit Set**

**Problem:** If an Intel Cache Safe Technology event occurs after registering MC_REGISTER_MEM and prior to registering for PAL_MEMORY_BUFFER PAL will incorrectly handoff to SAL_CHECK with psp.hd bit set.

**Implication:** The part is not “hardware damaged” as defined by *Intel® Itanium® Architecture Software Developer's Manual*, but implication depends on the OS action/response to the “hardware damaged” set at SAL_CHECK.

**Workaround:** None at this time.

**Status:** Fixed in PAL 4.39.

118. **Under A Complex Set Of Conditions, Store To Load Forwarding For A Sub 8-byte Load May Complete Incorrectly**

**Problem:** A load instruction may complete incorrectly when a code sequence using 4-byte or smaller load and store operations to the same address is executed in combination with specific timing of all the following concurrent conditions: store to load forwarding, alignment checking enabled, a mis-predicted branch, and complex cache utilization activity.

**Implication:** The affected sub 8-byte instruction may complete incorrectly resulting in unpredictable system behavior. There is an extremely low probability of exposure due to the significant number of complex microarchitectural concurrent conditions required to encounter the erratum.

**Workaround:** Set PSR.ac = 0 to completely avoid the erratum. Disabling Hyper-Threading will significantly reduce exposure to the conditions that contribute to encountering the erratum.

**Status:** No Fix
Note: In this section the Intel® Itanium® Processor 9500 Series will be referred to as “the processor”.

Mixing steppings of the processor in the same system is not supported. The processors in same system must have the same CPUID, Stepping, TDP, Core Frequency, and LLC cache size.

8. CRC Errors With 16 Bit CRC

Problem: A Link layer and Phy Layer reset can both cause multiple CRC errors when 16 bit rolling CRC is enabled in at least one direction in the link. This can also occur on a reset where 16 bit CRC is changed to 8 bit CRC, or 8 bit CRC is changed to 16 bit CRC. This can possibly triggering ERROR # 301, “Rbox Intel® QuickPath Interconnect CRC Error” if enabled. Use the following flow when performing a link layer reset where the CRC mode is set or changed to 16 bit rolling CRC.

If doing a Link Layer Reset, use the following flow on the port doing a link layer reset.

1. Clear the RBOX error R_CSR_IPER0.CRCEC by writing 0x0 by writing 0x0 to R_CSR_IPER0.CRCESH.
2. Disable errors 300, 301 by setting R_CSR_IPER0[26:25] =’00
3. Perform the following steps to link layer reset while 16 bit CRC is enabled:
   • Disable PhyInitBegin by setting PQ_CSR_PHCTR.phyinitbegin =0 and PQ_CSR_PHCTR.phy_layer_reset = 1
   • Set the R_CSR_CSILCL.CRCMODE= ’01 for 16 bit CRC mode
   • Set R_CSR_CSILCL.LNKRSTC = 1 for a soft reset
   • Set PQ_CSR_PHCTR.phyinitbegin = 1 to start the initialization
4. Again, clear the RBOX error R_CSR_IPER0.CRCEC by writing 0x0
5. Enable promotion of Rbox errors to MCA by setting R_CSR_IPER0[26:25] = 11

If performing just a PHY Reset (PQ_CSR_PHCTR.phy_layer_reset = 1) clear R_CSR_IPER0.CRCERRD, R_CSR_IPER0.CRCESH, and R_CSR_IPER0.CRCEC following the PHY reset.

Implication: Intel® QPI CRC Errors can occur if 16 bit rolling CRC is enabled and a link layer or PHY layer reset occurs.

Status: No Fix.

11. Scalable Memory Buffer Must Not Be Reset Directly by FPGA or Other System Logic On Warm Reset

Problem: On a warm-state or warm-logic reset an Intel Scalable Memory Buffer can be reset sooner than the processor. When this occurs the Zbox detects an error on Intel® SMI. The processor is unable to signal an MCA in response to this Zbox error due to the pending reset. A cold reset is required to recover from this state.

Implication: FPGA or other system logic should not directly reset the Intel Scalable Memory Buffer on a warm-state or warm-logic reset.

Workaround: Firmware should provide some capabilities so that it can control the Scalable Memory Buffer reset on warm reset.

Status: No Fix
12. **R_CSR_OPER0.PHYSTRAINLIMIT Is Not Asserted When All Clocks Fail**

**Problem:**
R_CSR_OPER0.PHYSTRAINLIMIT should assert anytime the Pbox fails to train after multiple attempts. This is reflected in Error# 303. In the case that all clocks are dead on the respective link, R_CSR_OPER0.PHYSTRAINLIMIT will not assert. A subsequent error will assert and will be dependent on activity of the system at time of failure.

If alternate clocks are enabled, all alternate clocks would be required to fail to hit this condition.

**Implication:** Error#303 will not assert on failed clocks.

**Workaround:** None at this time.

**Status:** No Fix.

13. **Frame Alert Logged After Warm-Logic Reset**

**Problem:**
After a warm-logic reset where the Intel Scalable Memory Buffer is not reset, the Zbox will log a “Zbox Memory Alert Error” Error# 605. Error# 605 does not cause any response. Its only response is to set Z_CSR.ERR_LOG.status_frm_alert. In addition, Z_CSR.CHNL.ERR_LOG sts_frm_alert_ch[1-0] will be set to ‘11 which notifies the system frame alert channel 0 and channel 1 fired will be logged. Also Z_CSR.ERR_LOG.errflw_success = 1 will be set to 1 after a warm-logic reset, but Z_CSR.ERR_CTL_STS_0.err_1st will not show any persistent errors.

**Implication:** SAL needs be aware of this expected behavior. SAL should clear these errors fields after a warm-logic reset.

**Workaround:** None at this time.

**Status:** No Fix.

14. **Bad Parity In Route Table Can Cause Unexpected Error**

**Problem:**
SAL has access to the R_CSR_RTWR CSR to write to the route table. This CSR has three even parity bits for each of the 3 VN* fields in R_CSR_RTWR. Bad parity in the route table can cause an unexpected recoverable or fatal error. This error can occur even if the route table entry is not accessed by an Intel® QPI transaction. There is no parity protection for the RTA Index (RTAINDX).

**Implication:** SAL may try to use bad parity in route entries to detect if unsupported NodeIDs are accessed. This is not supported on the processor.

**Workaround:** Ensure good parity is used in the route table.

**Status:** No Fix.

20. **Physical Damage To Intel® SMI Lane Can Cause Training To Fail**

**Problem:**
Noise on an Intel® SMI lane can appear as a TS0 training header to the receiver causing training to fail. This is seen on Intel® SMI lanes which have some physical damage (generally connector, trace, or pad connectivity issues). For this issue to occur there must be physical damage to the lane to cause reflection, and the noise at the receiver needs to match the TS0 header during Intel® SMI training. If this condition occurs, the processor will trigger a fast reset on the Intel® SMI channel, and the link will attempt training again. In a rare case if this condition is hit consecutively and the retry threshold is met, this will cause the Intel® SMI link to fail with a fatal error.

The damage to the lane will log an Error# 617 or 618 (Zbox Correctable Memory Link CRC Error, Northbound or Southbound with lane mapout) on the processor.

**Implication:** A retraining can be caused by memory initialization, RAS event, or firmware generated fast reset. Anytime one of these events occurs and a lane with physical damage is present, this condition can occur. When this condition occurs, the Intel® SMI link will attempt to retrain (up to the retry threshold) to recover. If the number of retrains exceeds the retry threshold, a fatal Error# 608\610 (Zbox Uncorrectable Memory Link CRC Error) will occur which will cause a fatal MCA.
Workaround: Set PZ[n]_PBOXFCTL1.RETRY_THR to '0111 to enable multiple retraining attempts. With this value, achieving the retry threshold due to this issues is expected to be a very rare event.

Status: No Fix.

21. **Northbound Intel® SMI CRC Persistent Error Can Cause South Bound CRCs Resulting In Fast Reset Loop**

Problem: Injection of a persistent Error #618 (Zbox Correctable Memory Link CRC Error - Northbound with Lane Mapout) can cause the processor to log Error #617 (Zbox Correctable Memory Link CRC Error - Southbound with Lane Mapout). In this case, the Intel® SMI lane is properly mapped out on subsequent fast resets, but the Error #617 is not expected. The Error #617 is persistent enough to cause a fast reset due to the CRC threshold being hit. The Error #617 will occur on subsequent fast resets causing the Intel® SMI link to loop on fast resets. This does not affect Intel® QPI links.

Implication: Error #617 is incorrectly logged.

Workaround: The CSR Z_CSR_ERF_CTL_MSC_1 (Replaced PAL_CRC_ERR_THRESHOLD_CONFIG PAL call on the Intel® Itanium® Processor 9300 Series processor) provides the ability to change the window and threshold by which South Bound CRC errors are counted and promoted to persistent.

Status: No Fix.

27. **North Bound Link Errors Followed Immediately By Erasure+1 Errors Can Cause Correctable Error To Be Uncorrectable**

Problem: The following sequence will cause the 2nd correctable ECC error (4th bullet) to be logged as uncorrectable.

- Northbound Link error on rank A
- Followed immediately by Erasure +1 error on rank B (not rank A)
- Followed fairly quickly by another Northbound link error on rank C (C could be same as A)
- Followed immediately by Erasure +1 error on a different rank (not rank C)

Erasure is where a DRAM is mapped out by the memory controller as it has exceeded the number of correctable errors.

Implication: This issue is only expected to be seen during error injection testing.

Workaround: None at this time.

Status: No Fix.

28. **Corrupted ALERT Frame Not Detected By Zbox**

Problem: Any corrupted ALERT frame will not be detected by the processor. Since the Intel Scalable Memory Buffer issues a series of ALERT frames, in most cases missing an ALERT frame is not an issue. There is no CRC protection on ALERT frames, and the processor does not have a mechanism to detect corrupt Alert Frames.

Implication: A rare corner case condition could occur due to this issue. This corner case has not been seen on a real system and is expected to be a very rare event. When the memory controller issues a write to the Intel Scalable Memory Buffer, the memory controller waits a round trip latency to confirm the southbound command arrived at the Intel Scalable Memory Buffer intact. In the event of a southbound Intel® SMI CRC error (transient or persistent) at the Intel Scalable Memory Buffer, the error is detected and sends a series of ALERT frames on the northbound link to notify the host that it received a southbound CRC error. The processor detects the ALERT frames, resets the link, and reissues the packet with the southbound error. If the initial Alert frame for the respective south bound error is corrupted by a secondary error on the northbound link due to this issue, the processor will complete the write without reissuing. The memory
controller uses two Intel® SMI channels in lockstep for each cache line access, thus on a future read if one channel was affected by this issue the other would likely return valid data.

- If a Link error occurs on southbound write data, the Intel Scalable Memory Buffer will write data with BAD ECC to DRAM. The memory controller ECC would catch this, and should fix resulting in correctable error.

- If a Link error occurs on southbound write command, the Intel Scalable Memory Buffer will likely drop the write to memory. The memory controller ECC would catch this, but likely not be able to fix resulting in uncorrectable error.

Workaround: None at this time.
Status: No Fix.

47. **Firmware Setting Z_CSR_FBD_FAIL_CHIP_STATE_[3-0]. chipFailEnable[3-0] During Erasure Can Cause Uncorrectable ECC Error**

Problem: Z_CSR_FBD_FAIL_CHIP_STATE_[3-0] are programmed by processor ECC microcode when an ECC threshold has occurred. In this mode all cacheline reads are ECC corrected on the fly. Firmware is responsible for clearing the erasure as processor ECC microcode will not do so. Clearing erasure is accomplished by writing 0x01 to the respective Z_CSR_FBD_FAIL_CHIP_STATE_[3-0].chipFail*[n] CSR fields. When chipFailEnable[n] is set there is a very small window which can cause an unexpected uncorrectable ECC error. This is expected to be a very rare event.

Implication: Unexpected ECC error when setting chipFailEnable[n] to 1 to clear erasure.

Workaround: To mitigate this very rare event, firmware can Quiesce the socket before writing to Z_CSR_FBD_FAIL_CHIP_STATE_[3-0].chipFailEnable[3-0].

Status: No Fix.

53. **Intel® QPI State Machine Does Not Increment on Every Initialization Failure Instance It Should**

Problem: When there is a link layer initialization failure, per the Intel® QPI specification the Intel® QPI logic should track such failure in order to issue the appropriate phy reset when an internal threshold is met. If a link layer initialization failure occurs while the Intel® QPI logic in the processor is in some internal states, some failed Intel® QPI link layer inits would not be recorded in the counter. These missed counts can cause a delay in when the count limit would be reached.

Implication: This will normally cause the processor to take longer to issue a phy reset. In most cases the Intel® QPI link will recover or eventually assert the phy reset encountering enough counted Initialization failures. In other cases the agent on the link would trigger the phy reset first. The conditions to create a livelock condition where both side of the link never increment their counter is extremely rare.

Workaround: None at this time.
Status: No Fix.

100. **Intel® SMIPbox Does Not Drop Lanes Without Termination on Intel® QPI**

Problem: The Intel® QPI specification states that an alternate clock lane becomes a data lane after the fwd clock is locked to. All data lanes that do not see termination are supposed to be dropped. The processor is not dropping Intel® QPI lanes in this case.

Implication: This does not cause an interoperability issue as the RX will drop the bad lane in subsequent states.

Workaround: None at this time.
Status: No Fix.
101. **FPU Denormal SWA Priority Change**

**Problem:** The 2.3 *Intel® Itanium® Architecture Software Developer’s Manual* figure 5-11 describes the "Floating-point Exception Fault Prioritization". The processor deviates in this flow by having the "Limit Check?" for frcpa/frsqrta follow the "UnNormalOperand?". "Limit Check?" will always fail if (Denormal Enabled and UnNormalOperand).

**Implication:** There should not be any impact to this behavior. It a deviation from the *Intel® Itanium® Architecture Software Developer’s Manual*.

**Workaround:** None required.

**Status:** No Fix.

102. **PAL_PERF_MON_INFO Has Implementation Specific Requirements For cycles And retired**

**Problem:** The 2.3 *Intel® Itanium® Architecture Software Developer’s Manual* defines the PAL call PAL_PERF_MON_INFO. PERF_MON_INFO returns 0 for the retire field and 0 for cycles field. Implementation specific information is needed to utilize the results from PERF_MON_INFO.

**Implication:** Using PERF_MON_INFO will not provide enough information to utilize retire and cycles.

**Workaround:** The *Intel Itanium Processor 9500 Series Reference Manual for Software Development and Optimization* defines the processor Generic PMC Registers (PMC4–19). An Event Select (es-bits [19:16]) of 0 is needed for both per the PERF_MON_INFO return value. To differentiate the two an implementation specific Unit Mask (umask-bits [19:16]) is needed. For retired umask is set to 5, for cycles umask is set to 2.

**Status:** No Fix.

103. **Intel® QPI State PHY_RESET / PHY_REINIT Not Supported**

**Problem:** The processor is designed to the 1.0 Intel® QuickPath Interconnect specification. As part of the specification the following Intel® QPI state is defined which is not implemented in the processor:

```
<table>
<thead>
<tr>
<th>Current State</th>
<th>Condition</th>
<th>Next State</th>
<th>Actions</th>
</tr>
</thead>
<tbody>
<tr>
<td>RETRY_LLREQ</td>
<td>PHY_RESET / PHY_REINIT Detected</td>
<td>RETRY_PHY_REINIT</td>
<td>NA</td>
</tr>
</tbody>
</table>
```

**Implication:** The Link Layer LLR counter will not get cleared to 0 by an incoming inband reset. It will only be cleared when LLRack is received or after LLRcounter exceeds the threshold, and issue a phy layer reset.

**Workaround:** Increase the value of R_CSR_CSILCL.LLRTLNKRST.

**Status:** No Fix.

104. **Execution Trace Buffer Does Not Record Target Address Of rfi**

**Problem:** The Execution Trace Buffer fails to record the target address of an rfi. The buffer will show back-to-back branch entries instead of the usual branch-target-branch-target sequences. Historically back-to-back branch entries implies the target of the first branch entry is syllable 0 of the address of the issue group indicated by the 2nd branch entry. Failing to record the target of the rfi results in analysis tools assuming the rfi’s target is at the address of the issue group of the next taken branch.

It can only occur if the rfi is in an MBB or BBB bundle. There needs to be a WB2 replay in the rfi issue group (and squashed nops don’t replay). So if there is a stop bit prior to the MBB or BBB bundle, and if the M or Bs are just nops, then there won’t be an issue.

**Implication:** Execution Trace Buffer does not record as expected.

**Workaround:** None at this time.
105. **Execution Trace Buffer Logs Wrong Source IP On Asynchronous Event**

**Problem:** When an external interrupt occurs in the shadow of a replay (where there are unexecuted IPs in the pipeline) the Execution Trace Buffer records one of the unexecuted IPs in the pipeline as the source IP of the interruption. In the normal (nonreplay) case, the source IP of an interrupt event is one of the IPs of the last retired bundle group.

**Implication:** Execution Trace Buffer does not record as expected.

**Workaround:** None at this time.

**Status:** No Fix.

106. **Intel® QPI Dynamic Link Width Reduction May Result In Quarter Width Mode When Half Width Mode Is Expected**

**Problem:** Intel® QPI Dynamic Link Width Reduction may result in quarter width mode when half width mode is expected. When this occurs the Intel® QPI link width will not come up as specified by TDC. Cross talk may cause the processor receivers to detect data patterns on floating lanes and can result in this condition.

**Implication:** If this condition occurs the link is still operational, just at quarter width mode instead of half width mode which would be expected.

**Workaround:** None at this time.

**Status:** No Fix.

107. **IIP or XIP May Be Invalid Following An Error Reset When An Asynchronous Firmware Interruption Occurs**

**Problem:** The assertion of warm-logic reset in the core (Error Reset), when aligned in a particular way with both an asynchronous firmware interruption (such as for PMI or a detected error) and an unretired condition that would have required serialization on an interrupt if it had retired, can fail to log the correct IP into IIP or XIP. When this happens the reported IP will have IIP = CR[IVA], the base IVA address, which looks like the VHPT handler.

If an Error Reset is the result of a core fatal error, that core will not see this problem. Only cores that are running normally at the time of the logic reset are vulnerable, and only the active thread at the time of the reset would be affected.

**Implication:** Possibility of incorrect IIP or XIP on Error Reset.

**Workaround:** The following flow can be used to detect this flow and possibly recover the IP following an Error Reset.

- If IPSR.ic = 1, then no problem occurred and IIP is correct.
- If IPSR.ic = 0 and IIP = IVA, then the following criteria can be used to consider whether the problem has been hit.
  - Case (a): If IPSR.ic = 0 and XPSR.ic = 1, then IIP and XIP are either the real VHPT handler and the corresponding faulting address, or this bug has been hit and IIP is invalid and XIP is the address at the time of the reset. Debug can proceed by following both possibilities.
  - Case (b): If IPSR.ic = 0 and XPSR.ic = 0, then either:
    - (1) this bug has been hit and IIP is invalid, and XIP is old and not informative or
    - (2) OS or FW has caused IPSR.ic to be zero (PSR.ic has to be zero to do this) and then has hit a bug causing a true vector to the VHPT handler before the reset event occurred.
— If (2) seems unlikely, then (1) is what happened, and no IP information is available for that thread.

Status: No Fix.

108. Transient NB link CRC Error With Consecutive Reads That Contain ECC Errors Can Cause Uncorrectable ECC Error

Problem: A transient north bound link CRC error aligned properly with two consecutive reads that contain ECC errors (with one of them running the erasure+1 trials), will cause a correctable ECC error to be uncorrectable. This is expected to be a rare condition.

Implication: A memory read error which should be correctable is not corrected, and the uncorrectable memory read flow is taken.

Workaround: None at this time.

Status: No Fix.

109. Timeout Can Occur With Mirroring Or Migration

Problem: A timeout can occur when mirroring or migration is enabled across sockets due to a VN credit conflict. This condition does not exist when mirroring or migration is on the same socket.

Implication: In a corner case condition the processor can deadlock when mirroring or migration is enabled.

Workaround: Set R_CSR_RTFCG.VN1NOVNA in all Rboxes on the platform when performing mirroring or migration across sockets. This will serialize the mirroring and migration traffic. A quiesce is required before changing the value of R_CSR_RTFCG.VN1NOVNA.

Status: No Fix.

110. Intel® QPI Alternate Clock Mode Can Result In Flit Errors During PHY Reset

Problem: While an Intel® QPI link is running on alternate clock and a PHY layer reset is initiated, for a 12-UI period the clock lane will be driven with random data prior to transmitting the DC pattern that signals inband reset. During that 12-UI period, the receiver will sample and try to interpret data, resulting in flit errors. These flit errors can result in flit corruption.

Implication: Possible flit corruption when in alternate clock mode.

Workaround: Disable Intel® QPI Alternate clock before link training. Alternatively to maintain Intel® QPI Alternate clock enabled, use 16-b rolling CRC and quarter-width Intel® QPI as the failover link width via PQ_CSR_PHWCI. This mitigates this issue which occurs in alternate clock mode.

Status: No Fix.

111. Intel® QPI Alternate Clock Mode Does Not Initialize Consistently Due To Noise

Problem: An Intel® QPI link failing over to alternate clock may not train consistently due to noise on the link being detected as a clock.

To mitigate this issue, Intel requires that Intel® QPI alternate clock be disabled (PQ_CSR_PHCTR.enable_clk_fail_safe set to 0) for all Intel® QPI links via firmware before link training.

Implication: Intel® QPI link will fail to properly train in alternate clock mode.

Workaround: Contact your Intel Technical representative.

Status: No Fix.
112. Intel® SMI Alternate Clock Mode Is Not Supported On The Processor

Problem: If a fast reset is issued by the Scalable Memory Controller due to transient errors detected, the alternate clock lane on the processor can glitch from the fast reset due to the equalization not being bypassed.

Implication: Intel® SMI Alternate clock is not supported on the processor.

Workaround: Disable the Intel® SMI Alternate clock (PF_CSR_PLCR2.clk_failover_disable = 1).

Status: No Fix.

115. Missing Thread After Error Reset

Problem: After an Error Reset following a fatal error, a thread can be significantly delayed and appears to be missing. This is due to poison being logged and not cleared in the floating point registers file following the error reset.

Implication: Thread appears missing following an Error Reset.

Workaround: None at this time. Intel can help diagnose if Minstate Memory is captured for any threads.
