A versão do navegador que você está usando não é recomendada para este website.Considere a possibilidade de fazer a atualização para a última versão do seu navegador clicando em um dos links a seguir.
Desculpe-nos, mas este PDF está disponível somente no formato download
Intel® Atom™ Processor Z5xx Series Large Form Factor: AddendumIntroductionThe Intel® Atom™ processor Z5xxPx series is built on 45-nanometer process technology—part of the first generation of low-power IA-32 architecture chips specially designed for a new class of Embedded products. It builds off the same core found in the smaller package Intel® Atom™ processor Z5xx series, but with a larger package that's easier to design with. The ―P‖ extension to the part number denotes that the part has a larger package than its small form factor counterpart. The Intel® Atom™ processor Z5xxPx series also adds two new processors with Industrial Temperature support covering a wider range of temperature conditions. The ―T extension to the part number denotes that the part supports the Industrial Temperature range (-40° to +85°C). The Intel® Atom™ processor Z5xxPx series supports the Intel® System Controller Hub US15WPx (Intel® SCH), a single-chip system controller hub component designed for low-power and ease of design. The Intel® SCH part number extensions follow the same pattern as the processor such that the ―P extension denotes larger package, and the ―T‖ extension denotes Industrial Temperature support. Information presented in this document supplements or overrides the Intel® Atom™ Processor Z5xx Series Datasheet and Specification Update specific to the Intel® Atom™ processor Z5xxPx series.Read the full Intel® Atom™ Processor Z5xx Series Large Form Factor Addendum.
Download do PDF
See how Intel is intelligently connecting systems of all types
Platform overview covers new Intel® Atom™ processor with Intel® NM10 Express Chipset features.
Discusses Intel® Atom™ LEAP* architecture and embedded systems instructions for energy efficiency.
Presents tips and steps for signal integrity simulation on a DDR interface.
Presents research on multi-core processor performance optimization under thermal constraints.