


NOTES:

- Project Drawing Numbers:
 - Raw PCB 100-0310703-D1
 - Gerber Files 110-0310703-D1
 - PCB Design Files 120-0310703-D1
 - Assembly Drawing 130-0310703-D1
 - Fab Drawing 140-0310703-D1
 - Schematic Drawing 150-0310703-D1
 - PCB Film 160-0310703-D1
 - Bill of Materials 170-0310703-D1
 - Schematic Design Files 180-0310703-D1
 - Functional Specification 210-0310703-D1
 - PCB Layout Guidelines 220-0310703-D1
 - Assembly Rework 320-0310703-D1

2. 938 Parts, 61 Library Parts, 803 Nets, 4689 Pins

REV	DATE	PAGES	DESCRIPTION
B-1	8/13/2007	ALL	Release B-1
C-1	10/2/2007	ALL	Moved C507 to pwr instead of gnd, Changed D35 to 40V schottky, Routed DEV_SEL & JTAG_SEL jumper signals back to MAXII, Changed VCCA and VCCD PLL power decoupling, Changed R35,R38 to DNI, Changed CPU_RESETn pullup to 2.5V and changed MAXII pin to 2.5V bank, Changed current sense circuit completely to version from SIII Host Board and added more measurements, Moved several MAXII pins to accomodate more 2.5V signals to power measurement circuit. Changed OLED display connector to DNI, Increased output and coupling caps on -12V reg
D-1	10/9/2007	3,4,5	Changed U18, C247-248, R140 to DNI and shorted pins 1 to 5 on U18. Changed R13,R24,R28,R32,R43,R44,R46,R48,R49,R51,R80,R81,R134 from 3mohm to 9mohm.

Cyclone III F780 Development Kit Host Block Diagram



PAGE	DESCRIPTION
1	Title, Notes, Block Diagram, Revision History
2	C3 FPGA Package Top
3	Power 1
4	Power 2
5	Current Sense
6	Cyclone III Power
7	Cyclone III Clocks
8	MAX II
9	DDR2 SDRAM (x72)
10	DDR2 SDRAM POWER & TERM
11	SRAM & FLASH
12	USB 2.0
13	10/100/1000 Ethernet
14	HSM Connectors
15	HSM Termination
16	User IO & Connector
17	Cyclone III Configuration
18	Cyclone III Banks 1,2,5&6
19	Cyclone III Banks 3,4,7&8
20	Decoupling
21	
22	
23	
24	
25	
26	
27	

Digital Ground



Notes:

1. FPGA Schematic Symbol Breakdown:
 - (A) Bank 1 - ENET, HSMA, LCD
 - (B) Bank 2 - ENET, HSMA, LCD
 - (C) Bank 3 - DDR2 SDRAM, FSA, HSMA (CLKIN), SRAM, USER I/O
 - (D) Bank 4 - DDR2 SDRAM, FLASH, FSA, SRAM, USER I/O
 - (E) Bank 5 - HSMB
 - (F) Bank 6 - HSMB, LCD, USB
 - (G) Bank 7 - DDR2 SDRAM, FSD, HSMB (CLKIN), MAX, USER I/O
 - (H) Bank 8 - DDR2 SDRAM, FSD, SRAM, USER I/O
 - (I) Some Clocks
 - (J) Configuration
 - (K) VCCINT, VCCA
 - (L) VCCIO, VREF
 - (M) Ground and NCs
 - (N) Ground
 - (O) Ground

Cyclone III FPGA Package Top

BANK 8
VCCIO = 1.8V

BANK 7
VCCIO = 1.8V

Cyclone III - EP3C120F780C7


I/O Bank Usage				
I/O Bank	Usage	VCCIO Voltage	VREF Voltage	
1	55 / 58 (95 %)	2.5V	--	
2	59 / 63 (94 %)	2.5V	--	
3	68 / 73 (93 %)	1.8V	0.9V	
4	69 / 71 (97 %)	1.8V	0.9V	
5	56 / 65 (86 %)	2.5V	--	
6	50 / 58 (86 %)	2.5V	--	
7	67 / 72 (93 %)	1.8V	0.9V	
8	67 / 72 (93 %)	1.8V	0.9V	

BANK 1
VCCIO = 2.5V

BANK 2
VCCIO = 2.5V




BANK 6
VCCIO = 2.5V

BANK 5
VCCIO = 2.5V





Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title Cyclone III Development Kit Host Board		
Copyright (c) 2007, Altera Corporation. All Rights Reserved.		
Size B	Document Number 150-0310703-D1	Rev D-1
Date: Friday, November 09, 2007	Sheet 2	of 20


Power 1



PG 12V → PG_12V




Current Sense




Place (1) 0.1uF near VDD of ADG725.
Place (1) 0.1uF and (1) 1.0uF near V+ of INA271
Place (1) 0.1uF and (1) 1.0uF near V+ of AD7940

CURRENT SENSE INTERFACE




POWER DISPLAY INTERFACE





Current Sense A/D





POWER DISPLAY



Cyclone III Clocks



SMA Connector
(external clock source)



MAX_CS_n → MAX_CS_n 8

HSMC PORT A

HSMA_CLK_IN_P[2:1] ← HSMA_CLK_IN_P[2:1] 14,15

HSMA_CLK_IN_N[2:1] ← HSMA_CLK_IN_N[2:1] 14,15

HSMA_CONN_CLK_IN0 ← HSMA_CONN_CLK_IN0 14

HSMC PORT B

HSMB_CLK_IN_P[2:1] → HSMB_CLK_IN_P[2:1] 14,15

HSMB_CLK_IN_N[2:1] → HSMB_CLK_IN_N[2:1] 14,15

HSMB_CONN_CLK_IN0 ← HSMB_CONN_CLK_IN0 14

SHARED BUS

FSA[24:0] → FSA[24:0] 8,11,19

SEVEN-SEG DISPLAY

SEVEN_SEG_SEL[4:1] → SEVEN_SEG_SEL[4:1] 16,19

SEVEN_SEG_F → SEVEN_SEG_F 16

USB 2.0 INTERFACE

USB_IFCLK ← USB_IFCLK 8

OSCILLATOR CONTROL

CLKIN_50_EN → CLKIN_50_EN 8

CLKIN_125_EN → CLKIN_125_EN 8

ETHERNET INTERFACE

ENET_RX_CLK ← ENET_RX_CLK 13

DDR2 INTERFACE

DDR2BOT_A[15:0] → DDR2BOT_A[15:0] 9,10,19

DDR2TOP_A[15:0] → DDR2TOP_A[15:0] 6,9,10,19















PSRAM INTERFACE

SRAM_WAIT0 ← SRAM_WAIT0 11






Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title: Cyclone III Development Kit Host Board		
Copyright (c) 2007, Altera Corporation. All Rights Reserved.		
Size: B	Document Number: 150-0310703-D1	Rev: D-1
Date: Saturday, November 10, 2007	Sheet: 7	of 20




MAX II



DDR2 SDRAM (x72)







PROVIDES CLOCK SIGNAL LOAD
SIMILAR TO OTHER DDR2 CLK SIGNALS.





DDR2 SDRAM POWER & TERM

- DDR2 DQ[71:0] 9.19
- DDR2 DQS[8:0] 9.19
- DDR2 DM[8:0] 9.19
- DDR2BOT A[15:0] 7.9,19
- DDR2BOT BA[2:0] 9.19
- DDR2TOP A[15:0] 6.7,9,19
- DDR2TOP BA[2:0] 9.19
- DDR2BOT RASn 6.9
- DDR2BOT CASn 9.19
- DDR2BOT WEn 9.19
- DDR2BOT CSn 9.19
- DDR2BOT ODT 9.19
- DDR2BOT CKE 9.19
- DDR2TOP RASn 9.19
- DDR2TOP CASn 9.19
- DDR2TOP WEn 9.19
- DDR2TOP CSn 9.19
- DDR2TOP ODT 9.19
- DDR2TOP CKE 9.19



PLACE CAPS NEAR U18, U19, U20, U21, U22











DDR2TOP BA0	RN4D	4	13.56
DDR2TOP BA1	RN4G	7	10.56
DDR2TOP BA2	RN4E	5	12.56
RN9D		4	13.56
RN8F		6	11.56
RN8G		7	10.56
RN9B		2	15.56
RN9A		1	16.56

DDR2 DQ0	RN14A	1	16.56
DDR2 DQ1	RN15F	6	11.56
DDR2 DQ2	RN15H	8	9.56
DDR2 DQ3	RN15G	7	10.56
DDR2 DQ4	RN14D	4	13.56
DDR2 DQ5	RN14B	2	15.56
DDR2 DQ6	RN14E	5	12.56
DDR2 DQ7	RN14C	3	14.56
DDR2 DQ8	RN13F	6	11.56
DDR2 DQ9	RN13C	3	14.56
DDR2 DQ10	RN13E	5	12.56
DDR2 DQ11	RN14G	7	10.56
DDR2 DQ12	RN14F	6	11.56
DDR2 DQ13	RN13G	7	10.56
DDR2 DQ14	RN15E	5	12.56
DDR2 DQ15	RN13H	8	9.56
DDR2 DQ16	RN20H	8	9.56
DDR2 DQ17	RN20C	3	14.56
DDR2 DQ18	RN20G	7	10.56
DDR2 DQ19	RN20D	4	13.56
DDR2 DQ20	RN21H	8	9.56
DDR2 DQ21	RN19D	4	13.56
DDR2 DQ22	RN20A	1	16.56
DDR2 DQ23	RN19A	1	16.56
DDR2 DQ24	RN18A	1	16.56
DDR2 DQ25	RN19C	3	14.56
DDR2 DQ26	RN19G	7	10.56
DDR2 DQ27	RN19F	6	11.56
DDR2 DQ28	RN20F	6	11.56
DDR2 DQ29	RN18C	3	14.56
DDR2 DQ30	RN20E	5	12.56
DDR2 DQ31	RN18B	2	15.56
DDR2 DQ32	RN14H	8	9.56
DDR2 DQ33	RN13D	4	13.56
DDR2 DQ34	RN19B	2	15.56
DDR2 DQ35	RN19H	8	9.56
DDR2 DQ36	RN13B	2	15.56
DDR2 DQ37	RN13A	1	16.56
DDR2 DQ38	RN20B	2	15.56
DDR2 DQ39	RN19E	5	12.56
DDR2 DQ40	RN11B	2	15.56
DDR2 DQ41	RN11F	6	11.56
DDR2 DQ42	RN10H	8	9.56
DDR2 DQ43	RN10G	7	10.56
DDR2 DQ44	RN11G	7	10.56
DDR2 DQ45	RN11A	1	16.56
DDR2 DQ46	RN11H	8	9.56
DDR2 DQ47	RN11D	4	13.56
DDR2 DQ48	RN7E	5	12.56
DDR2 DQ49	RN5C	3	14.56
DDR2 DQ50	RN7A	1	16.56
DDR2 DQ51	RN6C	3	14.56
DDR2 DQ52	RN5A	1	16.56
DDR2 DQ53	RN7G	7	10.56
DDR2 DQ54	RN4F	6	11.56
DDR2 DQ55	RN7H	8	9.56
DDR2 DQ56	RN12B	2	15.56
DDR2 DQ57	RN12G	7	10.56
DDR2 DQ58	RN12C	3	14.56
DDR2 DQ59	RN12F	6	11.56
DDR2 DQ60	R139		56
DDR2 DQ61	R140		56
DDR2 DQ62	RN12H	8	9.56
DDR2 DQ63	RN12A	1	16.56
DDR2 DQ64	RN3H	3	14.56
DDR2 DQ65	RN3C	3	14.56
DDR2 DQ66	RN3F	6	11.56
DDR2 DQ67	RN3E	5	12.56
DDR2 DQ68	RN3A	1	16.56
DDR2 DQ69	RN3B	2	15.56
DDR2 DQ70	RN3B	2	15.56
DDR2 DQ71	RN4A	1	16.56
DDR2BOT A0	RN16G	7	10.56
DDR2BOT A1	RN17B	2	15.56
DDR2BOT A2	RN16H	8	9.56
DDR2BOT A3	RN17C	3	14.56
DDR2BOT A4	RN16F	6	11.56
DDR2BOT A5	RN17D	4	13.56
DDR2BOT A6	RN16E	5	12.56
DDR2BOT A7	RN17E	5	12.56
DDR2BOT A8	RN16D	4	13.56
DDR2BOT A9	RN17F	6	11.56
DDR2BOT A10	RN17A	1	16.56
DDR2BOT A11	RN16C	3	14.56
DDR2BOT A12	RN17G	7	10.56
DDR2BOT A13	RN16B	2	15.56
DDR2BOT A14	RN17H	8	9.56
DDR2BOT A15	RN16A	1	16.56
DDR2BOT BA0	RN18G	7	10.56
DDR2BOT BA1	RN18H	8	9.56
DDR2BOT BA2	RN18F	6	11.56
DDR2BOT RASn	RN15D	4	13.56
DDR2BOT CASn	RN15B	2	15.56
DDR2BOT WEn	RN18E	5	12.56
DDR2BOT CSn	RN15A	1	16.56
DDR2BOT ODT	RN15C	3	14.56
DDR2BOT CKE	RN18D	4	13.56
DDR2 DQ5	RN10D	4	13.56
DDR2 DQ33	RN10A	1	16.56
DDR2 DQ34	RN9H	8	9.56
DDR2 DQ35	RN9E	5	12.56
DDR2 DQ36	RN9F	6	11.56
DDR2 DQ37	RN10C	3	14.56
DDR2 DQ38	RN9G	7	10.56
DDR2 DQ39	RN10F	6	11.56
DDR2TOP A0	RN8A	1	16.56
DDR2TOP A1	RN4H	8	9.56
DDR2TOP A2	RN6E	5	12.56
DDR2TOP A3	RN5D	4	13.56
DDR2TOP A4	RN7F	6	11.56
DDR2TOP A5	RN5E	5	12.56
DDR2TOP A6	RN7D	4	13.56
DDR2TOP A7	RN5F	6	11.56
DDR2TOP A8	RN7B	2	15.56
DDR2TOP A9	RN5G	7	10.56
DDR2TOP A10	RN5B	2	15.56
DDR2TOP A11	RN6H	8	9.56
DDR2TOP A12	RN5H	8	9.56
DDR2TOP A13	RN6G	7	10.56
DDR2TOP A14	RN6B	2	15.56
DDR2TOP A15	RN6F	6	11.56
DDR2 DQS4	RN10E	5	12.56
DDR2 DQS5	RN11C	3	14.56
DDR2 DQS6	R142		56
DDR2 DQS7	RN12D	4	13.56
DDR2 DQS8	RN3G	7	10.56
DDR2 DM4	RN10B	2	15.56
DDR2 DM5	RN11E	5	12.56
DDR2 DM6	R141		56
DDR2 DM7	RN12E	5	12.56
DDR2 DM8	RN3D	4	13.56
DDR2TOP RASn	RN6D	4	13.56
DDR2TOP CASn	RN8B	2	15.56
DDR2TOP WEn	RN6A	1	16.56
DDR2TOP CSn	RN8C	3	14.56
DDR2TOP ODT	RN7C	3	14.56
DDR2TOP CKE	RN4C	3	14.56



SRAM & Flash




USB 2.0






USB 2.0 INTERFACE

USB_PHY_FD[15..0]	USB_PHY_FD[15..0]	8
USB_RDn	USB_RDn	8
USB_WR	USB_WR	8
USB_TXEn	USB_TXEn	8
USB_RXFn	USB_RXFn	8
USB_PWR_ENn	USB_PWR_ENn	8
USB_RSTn	USB_RSTn	8
USB_RSTOUTn	USB_RSTOUTn	8
USB_SI_WU	USB_SI_WU	8

USB_PHY_IFCLK	USB_PHY_IFCLK	8
USB_PHY_CMD_DATA	USB_PHY_CMD_DATA	8
USB_PHY_REN	USB_PHY_REN	8
USB_PHY_WEN	USB_PHY_WEN	8
USB_PHY_EMPTY	USB_PHY_EMPTY	8
USB_PHY_FULL	USB_PHY_FULL	8
USB_WAKEUP	USB_WAKEUP	8
USB_CLKOUT	USB_CLKOUT	8
USB_PA0_INT0n	USB_PA0_INT0n	8
USB_PA1_INT1n	USB_PA1_INT1n	8
USB_PA2_SLOE	USB_PA2_SLOE	8
USB_PA3_WU2	USB_PA3_WU2	8
USB_PA4_IF0ADR0	USB_PA4_IF0ADR0	8
USB_PA5_IF0ADR1	USB_PA5_IF0ADR1	8
USB_PA6_PKTEND	USB_PA6_PKTEND	8
USB_PA7_SLCSn	USB_PA7_SLCSn	8



High Speed Mezzanine (HSM) Interface



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121

Title: **Cyclone III Development Kit Host Board**

Copyright (c) 2007, Altera Corporation. All Rights Reserved.





Size B Document Number: **150-0310703-D1** Rev D-1

Date: Saturday, November 10, 2007 Sheet 14 of 20




High Speed Mezzanine (HSM) Termination

By default all of the data signal on the HSMC's are single ended. 100 Ohm resistors should be installed between the P/N pairs in order to use differential signals.



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title: Cyclone III Development Kit Host Board		
Copyright (c) 2007, Altera Corporation. All Rights Reserved.		
Size: B	Document Number: 150-0310703-D1	Rev: D-1
Date: Saturday, November 10, 2007	Sheet: 15	of 20

User IO & Connector



USER I/O's

MWATTS MAMPS	8	MWATTS MAMPS	8
VOLTS WATTS	8	VOLTS WATTS	8
MAX RESERVE0	8	MAX_RESERVE0	8
MAX RESERVE1	8	MAX_RESERVE1	8
FPGA BYPASS	8	FPGA_BYPASS	8
HSMA BYPASS	8	HSMA_BYPASS	8
HSMB BYPASS	8	HSMB_BYPASS	8
MAX_EN	8	MAX_EN	8

MAX_ERROR	8	MAX_ERROR	8
MAX_LOAD	8	MAX_LOAD	8
MAX_FACTORY	8	MAX_FACTORY	8
MAX_USER	8	MAX_USER	8
MAX_EMB	8	MAX_EMB	8
USER_PB[3:0]	6,19	USER_PB[3:0]	6,19
USER_DIPSW[7:0]	19	USER_DIPSW[7:0]	19
USER_LED[7:0]	19	USER_LED[7:0]	19
RESET_CONFIGn	8	RESET_CONFIGn	8
CPU_RESETn	8,18	CPU_RESETn	8,18
FACTORY_CONFIGn	8	FACTORY_CONFIGn	8
FPGA_CONF_DONE	8,17	FPGA_CONF_DONE	8,17
PGM[3:0]	8	PGM[3:0]	8
MAX_DIP[3:0]	8	MAX_DIP[3:0]	8
MAX_EN	8	MAX_EN	8
SPEAKER_OUT	18	SPEAKER_OUT	18
SPEAKER	5	SPEAKER	5

SEVEN-SEG INTERFACE

SEVEN_SEG_SEL[4:1]	7,19	SEVEN_SEG_SEL[4:1]	7,19
SEVEN_SEG_A	19	SEVEN_SEG_A	19
SEVEN_SEG_B	19	SEVEN_SEG_B	19
SEVEN_SEG_C	19	SEVEN_SEG_C	19
SEVEN_SEG_D	19	SEVEN_SEG_D	19
SEVEN_SEG_E	19	SEVEN_SEG_E	19
SEVEN_SEG_F	7	SEVEN_SEG_F	7
SEVEN_SEG_G	19	SEVEN_SEG_G	19
SEVEN_SEG_DP	19	SEVEN_SEG_DP	19
SEVEN_SEG_MINUS	19	SEVEN_SEG_MINUS	19

OLED DISPLAY INTERFACE

LCD_DATA[7:0]	6,18	LCD_DATA[7:0]	6,18
LCD_CS	18	LCD_CS	18
LCD_RST	6	LCD_RST	6
LCD_D_Cn	18	LCD_D_Cn	18
LCD_WE	18	LCD_WE	18
LCD_E_RD	18	LCD_E_RD	18
LCD_BS1	8	LCD_BS1	8
LCD_SER	8	LCD_SER	8

2x16 LED DISPLAY INTERFACE

LCD_EN	18	LCD_EN	18
HSMA_RX_LED	18	HSMA_RX_LED	18
HSMA_TX_LED	18	HSMA_TX_LED	18
HSMB_RX_LED	18	HSMB_RX_LED	18
HSMB_TX_LED	18	HSMB_TX_LED	18

Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121

Title: **Cyclone III Development Kit Host Board**

Copyright (c) 2007, Altera Corporation. All Rights Reserved.






Size: B Document Number: **150-0310703-D1** Rev: D-1

Date: Saturday, November 10, 2007 Sheet 16 of 20




Cyclone III Configuration

USB Blaster Programming Header (uses JTAG mode only)



Passive Serial Standard: MSEL[3:0]=0000
 Passive Serial Fast: MSEL[3:0]=1100
 MSEL pins have internal 5kOhm pull-downs.



CONFIGURATION INTERFACE



FPGA JTAG INTERFACE



MAXII JTAG INTERFACE



MAXII GPIO JTAG



HSMC JTAG




JUMPER STATE TO MAX II














JTAG REFERENCE

JUMPER1 will be used to select between a direct JTAG connection to the FPGA or the MAXII. By default it will select a direct connection to the FPGA.
JUMPER2 will be used to select between configuring with the IP or the MAX II JTAG header. By default it will select to configure with the IP.



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title Cyclone III Development Kit Host Board		
Copyright (c) 2007, Altera Corporation. All Rights Reserved.		
Size B	Document Number 150-0310703-D1	Rev D-1
Date: Saturday, November 10, 2007	Sheet 17	of 20

Cyclone III Banks 1, 2, 5 & 6



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121

Title: **Cyclone III Development Kit Host Board**










Copyright (c) 2007, Altera Corporation. All Rights Reserved.

Size: B Document Number: 150-0310703-D1 Rev: D-1

Date: Saturday, November 10, 2007 Sheet: 18 of 20



Decoupling



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title	Cyclone III Development Kit Host Board	
Copyright (c) 2007, Altera Corporation. All Rights Reserved.		
Size	Document Number	Rev
B	150-0310703-D1	D-1
Date:	Saturday, November 10, 2007	Sheet 20 of 20