A preview is not available for this record, please engage by choosing from the available options ‘download’ or ‘view’ to engage with the material
A preview is not available for this record, please engage by choosing from the available options ‘download’ or ‘view’ to engage with the material
Descrição
Configura a configuração e habilita o ECC para RAM no chip, SD/MMC, interface periférica serial quad (SPI), DMA e cache L2. Injeta erros de bit único/duplo e configura as interrupções para detecções de erros de bit único/duplo.